

High-Performance, 13 A/20 A Peak, DC-DC Converter

General Description

The DA9142-A is an Automotive grade, high efficiency, 13 A continuous and 20 A peak, dual-phase, DC-DC stepdown converter (buck). It is fully AEC-Q100 qualified.

With remote sensing, the DA9142-A improves output voltage regulation at the point of load.

Fully integrated switching FETs means no external FETs or Schottky diodes are needed.

A programmable soft startup can be enabled, which limits the inrush current from the input node and secures a slope-controlled rail activation.

The dynamic voltage control (DVC) supports adaptive adjustment of the supply voltage dependent on the processor load, via either a direct register write using the communication interface (I²C compatible) or with a programmable input pin.

A configurable GPI allows multiple I²C address selection for multiple instances of DA9142-A in the same application.

DA9142-A has integrated over-temperature and over-current protection for increased system reliability, without the need for external sensing components.

Key Features

- 2.8 V to 5.5 V input voltage
- 0.3 V to 1.3 V output voltage
- Up to 20 A peak output current, 13 A continuous output current
- 4 MHz nominal switching frequency
- Quad-phase operation
- 110 nH inductor per phase
- 110 μ F output capacitor
- 400 mA (typ) output capacitor ripple current @ 3.3 V input, 0.968 V output, 12 A load
- Maximum 15 mV output voltage ripple
- ± 1 % accuracy (static)
- ± 5 % load transient
- I²C-compatible interface (FM+)
- Programmable GPIOs
- Programmable soft startup
- Voltage, current, and temperature supervision
- Automotive Grade 1
- 60 FC-BGA 4.5 mm x 7 mm (0.65 mm pitch)
- 130 mm² total solution area
- AEC-Q100 qualified

Applications

- Navigation systems
- Telematics
- AI engines
- Automotive infotainment
- Advanced driver assistance systems (ADAS)
- SiPP modules

High-Performance, 13 A/20 A Peak, DC-DC Converter

Contents

General Description	1
Key Features	1
Applications	1
1 Terms and Definitions	5
2 Block Diagram	6
3 Pinout	7
4 Characteristics	9
4.1 Absolute Maximum Ratings	9
4.2 Electrostatic Discharge Ratings	9
4.3 Recommended Operating Conditions	9
4.4 Thermal Characteristics	10
4.5 Buck1 Characteristics	10
4.6 Performance and Supervision Characteristics	12
4.7 Digital IO Characteristics	12
4.8 Timing Characteristics	13
5 Functional Description	14
5.1 Operating Modes	14
5.1.1 ON	14
5.1.2 OFF	14
5.2 DC-DC Buck Converter	14
5.2.1 Switching Frequency	14
5.2.2 Operation Modes and Phase Selection	14
5.2.3 Output Voltage Selection	15
5.2.4 Soft Startup and Shutdown	15
5.2.5 Current Limit	15
5.2.6 Temperature Protection	16
5.3 Control Circuits	16
5.3.1 Chip Enable and Disable	16
5.3.2 GPIO	17
5.3.3 Interrupt	19
5.4 I ² C Communication	21
5.4.1 I ² C Protocol	21
6 Register Definitions	23
6.1 Register Map	23
6.2 Register Descriptions	25
6.2.1 Buck1	36
6.2.2 OTP Control	40
7 Package Information	42
7.1 Package Outlines	42
7.2 Moisture Sensitivity Level	43
7.3 Soldering Information	43
8 Ordering Information	44
9 Layout Guidelines	45

High-Performance, 13 A/20 A Peak, DC-DC Converter

Figures

Figure 1: Block Diagram	6
Figure 2: Pinout Diagram (Top View)	7
Figure 3: Buck Output Voltage Control Concept	15
Figure 4: Temperature Protection Operation	16
Figure 5: Interrupt Operation Example	20
Figure 6: I ² C START and STOP Condition Timing	21
Figure 7: I ² C Byte Write (SDA Line)	21
Figure 8: I ² C Byte Read (SDA Line) Examples	22
Figure 9: Package Outline Drawing	42
Figure 10: DA9142-A Footprint	45

Tables

Table 1: Pin Description	7
Table 2: Pin Type Definition	8
Table 3: Absolute Maximum Ratings	9
Table 4: Electrostatic Discharge Ratings	9
Table 5: Recommended Operating Conditions	9
Table 6: Package Ratings	10
Table 7: Quad-Phase Buck Electrical Characteristics	10
Table 8: Performance and Supervision Electrical Characteristics	12
Table 9: Digital I/O Electrical Characteristics	12
Table 10: I ² C Electrical Characteristics	13
Table 11: Temperature Protection Control Registers	16
Table 12: GPIO Pin Assignment	17
Table 13: GPIO0 Configurable Registers when CONF Enabled	17
Table 14: Interrupt List	19
Table 15: Interrupt Registers Except for Power-Good Status	20
Table 16: Interrupt Registers for Power-Good and Temperature Warning Status	20
Table 17: Register Map	23
Table 18: SYS_STATUS_0 (0x0001)	25
Table 19: SYS_STATUS_1 (0x0002)	25
Table 20: SYS_STATUS_2 (0x0003)	25
Table 21: SYS_EVENT_0 (0x0004)	25
Table 22: SYS_EVENT_1 (0x0005)	25
Table 23: SYS_EVENT_2 (0x0006)	26
Table 24: SYS_MASK_0 (0x0007)	26
Table 25: SYS_MASK_1 (0x0008)	26
Table 26: SYS_MASK_2 (0x0009)	26
Table 27: SYS_MASK_3 (0x000A)	26
Table 28: SYS_CONFIG_0 (0x000B)	27
Table 29: SYS_CONFIG_2 (0x000D)	28
Table 30: SYS_CONFIG_3 (0x000E)	28
Table 31: SYS_GPIO0_0 (0x0010)	29
Table 32: SYS_GPIO0_1 (0x0011)	29
Table 33: SYS_GPIO1_0 (0x0012)	30
Table 34: SYS_GPIO1_1 (0x0013)	31
Table 35: SYS_GPIO2_0 (0x0014)	32
Table 36: SYS_GPIO2_1 (0x0015)	32
Table 37: SYS_GPIO3_0 (0x0016)	33
Table 38: SYS_GPIO3_1 (0x0017)	34
Table 39: SYS_GPIO4_0 (0x0018)	34
Table 40: SYS_GPIO4_1 (0x0019)	35
Table 41: BUCK_BUCK1_0 (0x0020)	36
Table 42: BUCK_BUCK1_1 (0x0021)	37
Table 43: BUCK_BUCK1_2 (0x0022)	37
Table 44: BUCK_BUCK1_3 (0x0023)	38

High-Performance, 13 A/20 A Peak, DC-DC Converter

Table 45: BUCK_BUCK1_4 (0x0024)	38
Table 46: BUCK_BUCK1_5 (0x0025)	39
Table 47: BUCK_BUCK1_6 (0x0026)	39
Table 48: BUCK_BUCK1_7 (0x0027)	40
Table 49: OTP_DEVICE_ID (0x0048)	40
Table 50: OTP_VARIANT_ID (0x0049)	40
Table 51: OTP_CUSTOMER_ID (0x004A)	41
Table 52: OTP_CONFIG_ID (0x004B)	41
Table 53: MSL Classification	43
Table 54: Ordering Information for Consumer / Industrial Applications	44
Table 55: Ordering Information for Automotive Applications	44

1 Terms and Definitions

CPU	Central processing unit
DDR	Dual data rate
DVC	Dynamic voltage control
FET	Field effect transistor
FM+	Fast mode plus
GPI	General purpose input
GPIO	General purpose input/output
GPU	Graphics processing unit
IC	Integrated circuit
OTP	One time programmable
PCB	Printed circuit board
SCL	Serial clock
SDA	Serial data
SIPP	Single in-line pin package

DA9142-A

High-Performance, 13 A/20 A Peak, DC-DC Converter

2 Block Diagram





Figure 1: Block Diagram

3 Pinout



Top view




Figure 2: Pinout Diagram (Top View)

Table 1: Pin Description

Pin #	Pin Name	Type (Table 2)	Drive (mA)	Description
A1, B1, C1, D1	PVDD1	PWR	10000	Supply voltage for buck power stage, decouple with 10 μF and connect to same source as AVDD
A2, B2, C2, D2	LX1	AIO	10000	Switch node of buck, connect a 100 nH inductor between LX1 and output capacitor
A3, B3, C3, D3	PGND1	GND	10000	Buck power stage GND
A4, B4, C4, D4	PGND2	GND	10000	Buck power stage GND

High-Performance, 13 A/20 A Peak, DC-DC Converter

Pin #	Pin Name	Type (Table 2)	Drive (mA)	Description
A5, B5, C5, D5	LX2	AIO	10000	Switch node of buck, connect a 100 nH inductor between LX2 and output capacitor
A6, B6, C6, D6	PVDD2	PWR	10000	Supply voltage for buck power stage, decouple with 10 μ F and connect to same source as AVDD
E1	GPIO1	DIO	10	General purpose I/O
E2	GPIO2	DIO	10	General purpose I/O
E3, F2	AGND	GND	10	Analog control and auxiliary circuitry GND
E4	FBP	AI	10	Buck positive node of differential voltage feedback, connect to VOUT1 at point of load
E5, F5	AVDD	PWR	10	Supply rail for analog control circuitry, decouple with 1 μ F and connect to same source as PVDD
E6	SCL/GPIO3	DIO	15	I ² C clock or general purpose I/O
F1	CONF/GPIO0	AI/DIO	10	Chip configuration or general purpose I/O
F3	IC_EN	AI	10	Powers up I ² C control interface and auxiliary circuitry (including bandgap, oscillator, and references)
F4	FBN	AI	10	Buck negative node of differential voltage feedback, connect to GND at point of load
F6	SDA/GPIO4	DIO	15	I ² C data or general purpose I/O
G1, H1, J1, K1	PVDD3	PWR	10000	Supply voltage for buck power stage, decouple with 10 μ F and connect to same source as AVDD
G2, H2, J2, K2	LX3	AIO	10000	Switch node of buck, connect a 100 nH inductor between LX3 and output capacitor
G3, H3, J3, K3	PGND3	GND	10000	Buck power stage VSS rail
G4, H4, J4, K4	PGND4	GND	10000	Buck power stage VSS rail
G5, H5, J5, K5	LX4	AIO	10000	Switch node of buck, connect a 100 nH inductor between LX4 and output capacitor
G6, H6, J6, K6	PVDD4	PWR	10000	Supply voltage for buck power stage, decouple with 10 μ F and connect to same source as AVDD

Table 2: Pin Type Definition

Pin Type	Description	Pin Type	Description
DI	Digital input	AI	Analog input
DO	Digital output	AO	Analog output
DIO	Digital input/output	AIO	Analog input/output
PWR	Power	GND	Ground

High-Performance, 13 A/20 A Peak, DC-DC Converter

4 Characteristics

4.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Note: Values are preliminary, pending final silicon characterization results.

Table 3: Absolute Maximum Ratings

Parameter	Description	Conditions	Min	Max	Unit
T _{STG}	Storage temperature		-65	150	°C
T _J	Junction temperature		-40	150	°C
V _{SYS}	System supply voltage		-0.3	6.0	V
V _{PIN}	Voltage on pins		-0.3	6.0	V

4.2 Electrostatic Discharge Ratings

Note: Values are preliminary, pending final silicon characterization results.

Table 4: Electrostatic Discharge Ratings

Parameter	Description	Conditions	Value	Unit
ESD _{HBM}	Maximum ESD protection	Human body model (HBM) All exposed pins	2	kV
ESD _{CDM}	Maximum ESD protection	Charged device model (CDM)	500 (Note 1)	V

Note 1 Increased to 750 V for corner balls.

4.3 Recommended Operating Conditions

Note: Values are preliminary, pending final silicon characterization results.

Table 5: Recommended Operating Conditions

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{SYS}	System supply voltage		2.8		5.5	V
V _{PIN}	Voltage on pins		-0.3		V _{SYS} + 0.3	V
T _J	Junction temperature		-40		125	°C

High-Performance, 13 A/20 A Peak, DC-DC Converter

4.4 Thermal Characteristics

Note: Values are preliminary, pending final silicon characterization results.

Table 6: Package Ratings

Parameter	Description	Conditions	Min	Typ	Max	Unit
θ_{JA}	Package thermal resistance			TBD		°C/W

4.5 Buck1 Characteristics

Unless otherwise noted, the following is valid for $T_J = -40\text{ °C}$ to $+125\text{ °C}$, $V_{SYS} = 2.8\text{ V}$ to 5.5 V .

Note: Values are preliminary, pending final silicon characterization results.

Table 7: Quad-Phase Buck Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External Electrical Conditions						
V_{IN}	Input voltage	$V_{IN} = V_{SYS}$	2.8		5.5	V
C_{OUT}	Total output capacitance, including voltage and temperature coefficient		66	110	132	μF
ESR_{COUT}	Output capacitor series resistance, per capacitor	$f > 100\text{ kHz}$		3		mΩ
L	Inductor value, per phase, including current and temperature dependence		88	110	132	nH
DCR_L	Inductor DC resistance			2		mΩ
Electrical Performance						
V_{OUT}	Output voltage, programmable in 10 mV steps	$I_{OUT} = 0\text{ mA}$ to I_{MAX} $V_{IN} = 2.8\text{ V}$ to 5.5 V	0.3	0.85	1.3	V
I_{OUT_MAX}	Maximum output current		20			A
I_{LIM_ACC}	Current limit accuracy Note 1		-20		20	%
I_{LIM}	Current limit, programmable per phase Note 1			13.9		A
V_{OUT_ACC}	Output voltage accuracy, including static line and load regulation		-10		10	mV
$V_{THR_PG_RISE}$	Power-good voltage threshold for rising	$V_{OUT} = V_{BUCK}$	-80	-50	-20	mV
$V_{THR_PG_FALL}$	Power-good voltage threshold for falling	$V_{OUT} = V_{BUCK}$	-160	-130	-100	mV
V_{THR_HV}	High V_{OUT} voltage threshold	$V_{OUT} = V_{BUCK}$	100	150	200	mV

High-Performance, 13 A/20 A Peak, DC-DC Converter

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{OUT_TR_LINE}	Line transient response	V _{IN} = 2.8 V to 5.5 V I _{OUT} = 0.5 * I _{MAX} dt = 10 μs		15		mV
f _{SW}	Switching frequency, post-trim			4		MHz
t _{ON_MIN}	Minimum turn-on pulse 0 % duty is also supported			20		ns
t _{BUCK_EN}	Turn-on time	CH1_EN = high			800	μs
R _{PD}	Output pull-down resistance for each phase at the LX node, see CH1_PD_DIS	V _{IN} = 3.3 V V _{OUT} = 0.5 V	100	150	200	Ω
R _{ON_P MOS}	On resistance of switching PMOS, per phase	V _{IN} = 3.3 V		12		mΩ
R _{ON_N MOS}	On resistance of switching NMOS, per phase	V _{IN} = 3.3 V		9		mΩ
AUTO Mode						
V _{OUT_TR_LD_1} 2.5_62.5%	Load transient response, phase shedding enabled	V _{OUT} = 0.85 V I _{OUT} = 12.5 % to 62,5 % I _{OUT_MAX} Load rise time = 1 μs			-5	%
V _{OUT_TR_LD_6} 2.5_12.5%	Load transient response, phase shedding enabled	V _{OUT} = 0.85 V I _{OUT} = 62.5 % to 12,5 % I _{OUT_MAX} Load fall time = 1 μs			5	%
PFM Mode						
I _{Q_PFM_1PH}	Quiescent current in PFM	V _{IN} = 3.3 V No load No switching		123		μA

Note 1 t_{ON} > 40 ns

High-Performance, 13 A/20 A Peak, DC-DC Converter

4.6 Performance and Supervision Characteristics

Note: Values are preliminary, pending final silicon characterization results.

Table 8: Performance and Supervision Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical Performance						
V _{THR_POR}	Power-on-reset threshold	Threshold for AVDD falling		2.1	2.25	V
V _{THR_POR_HYS}	Power-on-reset hysteresis			200		mV
T _{WARN}	Temperature warning threshold		115	125	145	°C
T _{CRIT}	Temperature shutdown threshold		130	140	150	°C
I _{IN_OFF}	Supply current	OFF state T _A = 27 °C IC_EN = 0		0.1	1	µA
I _{IN_ON}	Supply current	ON state T _A = 27 °C IC_EN = 1 Buck off	5	10	20	µA

4.7 Digital IO Characteristics

Note: Values are preliminary, pending final silicon characterization results.

Table 9: Digital I/O Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical Performance						
V _{IH_EN}	Input high voltage, IC enable		1.2		AVDD	V
V _{IL_EN}	Input low voltage, IC enable				0.4	V
t _{IC_EN}	IC enable time				1000	µs
V _{IH_GPIO_SCL_SDA}	Input high voltage GPIO, SCL, SDA		1.2		AVDD	V
V _{IL_GPIO_SCL_SDA}	Input low voltage GPIO, SCL, SDA				0.4	V
V _{OH_GPIO}	Output high voltage GPIO	Push-pull mode I _{OUT} = 1 mA	0.8*AVDD		AVDD	V
V _{OL_GPIO}	Output low voltage GPIO	Push-pull mode I _{OUT} = 1 mA			0.2*AVDD	V
V _{OL_SDA}	Output low voltage SDA	I _{OUT} = 3 mA		0.24		V

High-Performance, 13 A/20 A Peak, DC-DC Converter

Parameter	Description	Conditions	Min	Typ	Max	Unit
R _{PD}	GPIO pull-down resistor		2	10	120	kΩ
R _{PU}	GPIO pull-up resistor		2	10	120	kΩ

4.8 Timing Characteristics

Note: Values are preliminary, pending final silicon characterization results.

Table 10: I2C Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical Performance						
t _{BUS}	Bus free time between a STOP and START condition		0.5			μs
C _{BUS}	Bus line capacitive load				150	pF
f _{SCL}	SCL clock frequency		20 Note 1		1000	kHz
t _{LO_SCL}	SCL low time		0.5			μs
t _{HI_SCL}	SCL high time		0.26			μs
t _{RISE}	SCL and SDA rise time	Requirement for input			1000	ns
t _{FALL}	SCL and SDA fall time	Requirement for input			300	ns
t _{SETUP_START}	Start condition setup time		0.26			μs
t _{HOLD_START}	Start condition hold time		0.26			μs
t _{SETUP_STOP}	Stop condition setup time		0.26			μs
t _{DATA}	Data valid time				0.45	μs
t _{DATA_ACK}	Data valid acknowledge time				0.45	μs
t _{SETUP_DATA}	Data setup time		50			ns
t _{HOLD_DATA}	Data hold time		0			ns

Note 1 Minimum clock frequency is limited to 20 kHz if I2C_TIMEOUT is enabled

High-Performance, 13 A/20 A Peak, DC-DC Converter

5 Functional Description

5.1 Operating Modes

5.1.1 ON

DA9142-A is ON when the IC_EN pin is higher than V_{IH_EN} and the supply voltage is higher than V_{THR_POR} . Once enabled, the host processor can start communicating with DA9142-A using the control interface, after the t_{IC_EN} delay.

5.1.2 OFF

DA9142-A is OFF when the IC_EN pin is lower than V_{IL_EN} . In OFF, the buck is always disabled and the LX nodes are pulled down by a (typically 150 Ω) internal pull-down resistor.

5.2 DC-DC Buck Converter

DA9142-A operates as a single-channel, quad-phase buck converter which delivers up to 40 A output current at a 0.3 V to 1.3 V output voltage range.

The buck converter has two configurable output voltage settings. One is the normal output voltage (A), the other offers an alternative retention voltage (B). The bits used to configure the outputs are CH1_A_VOUT and CH1_B_VOUT. In this way, different application power modes are supported. The target output voltage (either A or B) is toggled by either GPI or I²C control interface, providing maximum flexibility for the application's host processor.

When the buck is enabled, its output voltage is monitored and a power-good signal indicates that the buck output voltage has reached a level higher than the $V_{THR_PG_RISE}$ threshold. The power-good status is lost when the voltage drops below $V_{THR_PG_FALL}$ or increases above $V_{THR_PG_RISE}$. The status of the power-good indicator is read back via I²C from the PG1 status bit. Alternatively, it can be assigned to any of the GPIOs by setting the GPIO<x>_MODE bits to PG1 output.

The buck converter is capable of supporting DVC transitions that occur when:

- the active and selected A- or B-voltage is updated to a new target value, using bits CH1_A_VOUT and CH1_B_VOUT
- the voltage selection is toggled from the A- to B-voltage (or B- to A-voltage), using bit CH1_VSEL or via GPI control

The DVC operates in pulse-width-modulation (PWM) mode with synchronous rectification. The slew rate of the DVC ramp up and ramp down transitions is programmed at 10 mV per (8, 4, 2, 1, or 0.5) μ s in register bits CH1_SR_DVC_DWN and CH1_SR_DVC_UP.

A pull-down resistor (typically 150 Ω) for each phase is always activated when the buck is disabled, unless it is disabled by setting register bits CH1_PD_DIS to 0x1.

5.2.1 Switching Frequency

The buck switching frequency is tuned using register bit OSC_TUNE. The internal 8 MHz oscillator frequency is tuned in ± 160 kHz steps. This impacts the buck converter frequency in steps of 80 kHz and helps to mitigate possible disturbances to other high frequency systems in the application.

5.2.2 Operation Modes and Phase Selection

The buck converter operates in PWM or PFM modes. The operating mode is selected using register bits CH1_A_MODE and CH1_B_MODE.

Phase shedding automatically changes between 1- and 2-phase operation at a typical current of 4 A.

If the automatic operation mode (Auto mode) is selected, the buck converter automatically changes between synchronous PWM mode and PFM mode depending on the load current. This improves the efficiency across the range of output load currents.

High-Performance, 13 A/20 A Peak, DC-DC Converter

5.2.3 Output Voltage Selection

The switching converter is configured using the I²C interface.

Two output voltages (Value A and Value B in Figure 3) are pre-configured in registers CH1_A_VOUT and CH1_B_VOUT. The output voltage (V_{BUCK} in Figure 3) is selected by toggling register bit CH1_VSEL, by re-programming the selected voltage control register, or by toggling a GPI if configured to do so. Any of these options will result in ramped voltage transitions.

After being enabled, the buck converter uses, by default, the register settings in CH1_A_VOUT (Value A) unless the output voltage selection is configured via the GPI port to be CH1_B_VOUT.

Register bits CH1_VMAX limit the output voltage that can be set.




Figure 3: Buck Output Voltage Control Concept

5.2.4 Soft Startup and Shutdown

To limit in-rush current from V_{SYS}, the buck converter performs a soft-start after being enabled. The startup behavior is a compromise between acceptable inrush current from the battery and turn-on time. Ramp times are configured in register CH1_SR_STARTUP. **Note:** rates higher than 5 mV/μs may produce overshoot during the startup phase.

A ramped power down is selected in register bits CH1_SR_SHDN. When no ramp is selected (immediate power down), the output node is discharged only by the pull-down resistor, if enabled, in register CH1_PD_DIS.

5.2.5 Current Limit

The integrated current limit protects the power stages and external coil from excessive current. Configure the buck current limit to at least 40 % higher than the required maximum output current.

When the current limit is reached, the buck converter generates an event and an interrupt to the host processor unless the interrupt has been masked using bit M_OC1 in SYS_MASK_1. Register bit OC_DVC_MASK masks over-current events during DVC transitions.

High-Performance, 13 A/20 A Peak, DC-DC Converter

5.2.6 Temperature Protection

DA9142-A is protected from internal overheating by temperature-triggered shutdown.

There are two kinds of flags concerning temperature protection: temperature warning and temperature critical. The warning flag asserts when $T_J > T_{WARN}$ and the critical flag asserts when $T_J > T_{CRIT}$. When the critical flag asserts, Buck1 shuts down immediately.

Table 11: Temperature Protection Control Registers

Category	Register name	Description
Status	TEMP_WARN	Asserts when the temperature warning threshold is reached
	TEMP_CRIT	Asserts when the temperature shutdown threshold is reached
IRQ event	E_TEMP_WARN	TEMP_WARN caused event
	E_TEMP_CRIT	TEMP_CRIT caused event
IRQ mask	M_TEMP_WARN	TEMP_WARN event IRQ mask
	M_TEMP_CRIT	TEMP_CRIT event IRQ mask
	M_VR_HOT	TEMP_WARN status IRQ mask




Figure 4: Temperature Protection Operation

5.3 Control Circuits

5.3.1 Chip Enable and Disable

The IC_EN pin enables and disables the IC. When IC_EN = 0 all blocks, except for low I_Q POR, powerdown and the buck output is pulled down.

5.3.2 GPIO

5.3.2.1 GPIO Pin Assignment

The DA9142-A provides up to five GPIO pins, three if the I²C is enabled, see [Table 12](#). The registers that configure the GPIO pin assignments are OTP programmable.

GPIO0 can be programmed (OTP option) to function as chip configuration (CONF), see Section 5.3.2.3. When the I²C interface is enabled (OTP option) any register settings for GPIO3 and GPIO4 are ignored and GPIO3 and GPIO4 function as SCL and SDA respectively.

Table 12: GPIO Pin Assignment

OTP Option		GPIO Pin					Available GPIOs
I2C	CONF	CONF/ GPIO0	GPIO1	GPIO2	SCL/ GPIO3	SDA/ GPIO4	
Disabled	Disabled	GPIO0	GPIO1	GPIO2	GPIO3	GPIO4	5
	Enabled	CONF	GPIO1	GPIO2	GPIO3	GPIO4	4
Enabled	Disabled	GPIO0	GPIO1	GPIO2	SCL	SDA	3
	Enabled	CONF	GPIO1	GPIO2	SCL	SDA	2

5.3.2.2 GPIO Function

The GPIO pins are configurable as the following functions in register GPIO<x>_MODE (x = 0 to 4):

- Buck1 enable input (EN1)
- Buck1 DVC control input (DVC1)
- Buck1 OTP setting reload input (RELOAD)
- Buck1 power-good output (PG1)
- Interrupt output (nIRQ)

5.3.2.3 Chip Configuration Select

GPIO0 functions as chip configuration select (CONF) input when enabled as an OTP setting.

Three different chip configurations can be selected according to the CONF pin level (high, low, or Hi-Z).

Table 13: GPIO0 Configurable Registers when CONF Enabled

Register Name	Description
IF_SLAVE_ADDR[6:0]	I2C slave address
CH1_A_MODE[1:0]	CH1_A Operation mode select
CH1_B_MODE[1:0]	CH1_B Operation mode select
CH1_VSEL	CH1 output voltage and operation selection
CH1_EN	CH1 enable
CH1_A_VOUT[7:0]	CH1 output voltage setting A
CH1_B_VOUT[7:0]	CH1 output voltage setting B
M_PG1_STAT	IRQ mask setting for CH1 power-good status
M_VR_HOT	IRQ mask setting for temp warning status
GPIO1_MODE[3:0]	GPIO1 mode setting
GPIO2_MODE[3:0]	GPIO2 mode setting
GPIO1_OBUF	GPIO1 output buffer select

High-Performance, 13 A/20 A Peak, DC-DC Converter

Register Name	Description
GPIO2_OBUF	GPIO2 output buffer select
GPIO1_TRIG[1:0]	GPIO1 input trigger select
GPIO1_POL	GPIO1 polarity select
GPIO1_PUPD	GPIO1 pull-up/pull-down enable
GPIO1_DEB[1:0]	GPIO1 input debounce time setting
GPIO1_DEB_RISE	GPIO1 input debounce rising edge enable
GPIO1_DEB_FALL	GPIO1 input debounce falling edge enable
GPIO2_TRIG[1:0]	GPIO2 input trigger select
GPIO2_POL	GPIO2 polarity select
GPIO2_PUPD	GPIO2 pull-up/pull-down enable
GPIO2_DEB[1:0]	GPIO2 input debounce time setting
GPIO2_DEB_RISE	GPIO2 input debounce rising edge enable
GPIO2_DEB_FALL	GPIO2 input debounce falling edge enable

High-Performance, 13 A/20 A Peak, DC-DC Converter

5.3.3 Interrupt

When an event is triggered, the nIRQ interrupt flag is asserted. Trigger conditions and control registers for each interrupt event are listed in [Table 14](#).

Some of these events are categorized as fault events and affect device operation (for example, buck disable), see [Section 5.2.6](#).

Table 14: Interrupt List

Name	Polarity (Note 1)	Trigger	IRQ Status Register	IRQ Mask Register	Deglintch Period
Temperature warning (event)	N	T _J rising above T _{WARN}	E_TEMP_WARN	M_TEMP_WARN	0 s
Temperature critical (event)	N	T _J rising above T _{CRIT}	E_TEMP_CRIT	M_TEMP_CRIT	0 s
Buck1 power-good (event)	P	Buck1 V _{OUT} is in power-good voltage range (not under- or over-voltage)	E_PG1	M_PG1	0 s
Buck1 over-voltage (event)	N	Buck1 V _{OUT} rising above over-voltage threshold (target voltage + 150 mV)	E_OV1	M_OV1	Rise: 8 μs Fall: 8 μs
Buck1 under-voltage (event)	N	Buck1 V _{OUT} falling below under-voltage threshold (target voltage - V _{TH_PG_FALL})	E_UV1	M_UV1	0 s
Buck1 over-current (event)	N	Buck1 current rising above over-current threshold	E_OC1	M_OC1	0 s
Buck1 power-good (status) (Note 2)	P	Buck1 V _{OUT} is in power-good voltage range (not under- or over-voltage)	PG1	M_PG1_STAT (Note 3)	0 s
Temperature warning (status) (Note 2)	N	T _J rising above T _{WARN}	TEMP_WARN	M_VR_HOT (Note 3)	0 s
GPIO0 change (event)	N	Detect GPIO0 change for active trigger selected by GPIO0_TRIG register	E_GPIO0	M_GPIO0	100 μs, 1 ms, or 10 ms 100 ms
GPIO1 change (event)	N	Detect GPIO1 change for active trigger selected by GPIO1_TRIG register	E_GPIO1	M_GPIO1	
GPIO2 change (event)	N	Detect GPIO2 change for active trigger selected by GPIO2_TRIG register	E_GPIO2	M_GPIO2	

Note 1 Polarity at the source of the flag: P = active high, N = active low.
General rule is: normal system state is high, and abnormal system state is low (for example, PG = high means power-good, TEMP_CRIT = low when in temperature critical state).

Note 2 Interrupt outputs the status as is. I²C write is not required for interrupt clear.

Note 3 OTP load value defined by CONF pin setting (if CONF pin enabled).

High-Performance, 13 A/20 A Peak, DC-DC Converter

Table 15: Interrupt Registers Except for Power-Good Status

Register	Description
E_<name>	Read-only interrupt event register 0: No interrupt 1: Interrupt occurred Cleared after being written to I²C. Set until IRQ is removed.
M_<name>	Interrupt mask register 0: Not masked 1: Masked. No IRQ signal sent. Event register (E_<name>) is updated.

Table 16: Interrupt Registers for Power-Good and Temperature Warning Status

Register	Description
PG1	Buck1 power-good status. Asserted as long as Buck1 output voltage is in range (under-voltage threshold < buck output voltage < over-voltage threshold) 0: Not power-good 1: Power-good
M_PG1_STAT	Power-good status interrupt mask register 0: Not masked 1: Masked. No IRQ signal sent. Power-good status register (PG1) is updated
TEMP_WARN	Asserted as long as the temperature warning threshold (T _{WARN}) is reached 0: Junction temperature is below T _{WARN} 1: Junction temperature is above T _{WARN}
M_VR_HOT	Temperature warning status (TEMP_WARN) interrupt mask register 0: Not masked 1: Masked. No IRQ signal sent. Temperature warning status register (TEMP_WARN) is updated




Figure 5: Interrupt Operation Example

5.4 I²C Communication

All features of DA9142-A can be controlled with the I²C interface, which is enabled or disabled as an OTP setting.

I ² C	Description
Disabled	SCL/GPIO3 and SDA/GPIO4 pins can be used as GPIO
Enabled	SCL/GPIO3 and SDA/GPIO4 pins are used as I ² C clock input and I ² C data input/output.

GPIO3 functions as the I²C clock (SCL) and GPIO4 carries all the power manager bidirectional I²C data (SDA). The I²C interface is open drain supporting multiple devices on a single line. The bus lines have to be pulled high by external pull-up resistors (2 kΩ to 20 kΩ). The standard frequency of the I²C bus is 1 MHz in fast-mode plus (FM+), 400 kHz in fast-mode, or 100 kHz in standard mode.

5.4.1 I²C Protocol

All data is transmitted across the I²C bus in eight-bit groups. To send a bit, the SDA line is driven towards the intended state while the SCL is low (a low SDA indicates a zero bit). Once the SDA has settled, the SCL line is brought high and then low. This pulse on SCL clocks the SDA bit into the receiver's shift register.

A two-byte serial protocol is used containing one byte for address and one byte for data. Data and address transfer are transmitted MSB first for both read and write operations. All transmissions begin with the START condition from the master while the bus is in idle state (the bus is free). It is initiated by a high to low transition on the SDA line while the SCL is in the high state (a STOP condition is indicated by a low to high transition on the SDA line while the SCL is in the high state).




Figure 6: I²C START and STOP Condition Timing

The I²C bus is monitored for a valid slave address whenever the interface is enabled. It responds immediately when it receives its own slave address. The acknowledge is done by pulling the SDA line low during the following clock cycle (white blocks marked with A in Figure 7 and Figure 8).

The protocol for a register write from master to slave consists of a START condition, a slave address with read/write bit, and the eight-bit register address followed by eight bits of data, terminated by a STOP condition. DA9142-A responds to all bytes with acknowledge (A), see Figure 7.




Figure 7: I²C Byte Write (SDA Line)

High-Performance, 13 A/20 A Peak, DC-DC Converter

When the host reads data from a register it first has to write to DA9142-A with the target register address and then read from DA9142-A

with a repeated START, or alternatively a second START, condition. After receiving the data, the host sends no acknowledge (A*) and terminates the transmission with a STOP condition, see [Figure 8](#).




Figure 8: I²C Byte Read (SDA Line) Examples

DA9142-A

High-Performance, 13 A/20 A Peak, DC-DC Converter

6 Register Definitions

6.1 Register Map

Table 17: Register Map

Addr	Register	7	6	5	4	3	2	1	0	Reset
System Module										
0x0001	SYS_STATUS_0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved 0	TEMP_CRIT	TEMP_WARN	0x00
0x0002	SYS_STATUS_1	Reserved	Reserved	Reserved	Reserved	PG1	OV1	UV1	OC1	0x00
0x0003	SYS_STATUS_2	Reserved	Reserved	Reserved	Reserved	Reserved	GPIO2	GPIO1	GPIO0	0x00
0x0004	SYS_EVENT_0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved 0	E_TEMP_CRIT	E_TEMP_WARN	0x00
0x0005	SYS_EVENT_1	Reserved	Reserved	Reserved	Reserved	E_PG1	E_OV1	E_UV1	E_OC1	0x00
0x0006	SYS_EVENT_2	Reserved	Reserved	Reserved	Reserved	Reserved	E_GPIO2	E_GPIO1	E_GPIO0	0x00
0x0007	SYS_MASK_0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved 1	M_TEMP_CRIT	M_TEMP_WARN	0x07
0x0008	SYS_MASK_1	Reserved	Reserved	Reserved	Reserved	M_PG1	M_OV1	M_UV1	M_OC1	0x0F
0x0009	SYS_MASK_2	Reserved	Reserved	Reserved	Reserved	Reserved	M_GPIO2	M_GPIO1	M_GPIO0	0x07
0x000A	SYS_MASK_3	Reserved	Reserved	Reserved	Reserved	M_VR_HOT	Reserved 1	Reserved	M_PG1_STAT	0x0D
0x000B	SYS_CONFIG_0	CH1_DIS_DLY<3:0>				CH1_EN_DLY<3:0>				0x00
0x000D	SYS_CONFIG_2	Reserved	OC_LATCHOFF<1:0>		OC_DVC_MASK	PG_DVC_MASK<1:0>		Reserved	Reserved	0x00
0x000E	SYS_CONFIG_3	Reserved	OSC_TUNE<2:0>			Reserved	Reserved	I2C_TIMEOUT	Reserved 0	0x00
0x0010	SYS_GPIO0_0	Reserved	Reserved	Reserved	GPIO0_MODE<3:0>				GPIO0_OBUF	0x00
0x0011	SYS_GPIO0_1	GPIO0_DEB_FALL	GPIO0_DEB_RISE	GPIO0_DEB<1:0>		GPIO0_PUPD	GPIO0_POL	GPIO0_TRIG<1:0>		0x00
0x0012	SYS_GPIO1_0	Reserved	Reserved	Reserved	GPIO1_MODE<3:0>				GPIO1_OBUF	0x00
0x0013	SYS_GPIO1_1	GPIO1_DEB_FALL	GPIO1_DEB_RISE	GPIO1_DEB<1:0>		GPIO1_PUPD	GPIO1_POL	GPIO1_TRIG<1:0>		0x00
0x0014	SYS_GPIO2_0	Reserved	Reserved	Reserved	GPIO2_MODE<3:0>				GPIO2_OBUF	0x00
0x0015	SYS_GPIO2_1	GPIO2_DEB_FALL	GPIO2_DEB_RISE	GPIO2_DEB<1:0>		GPIO2_PUPD	GPIO2_POL	GPIO2_TRIG<1:0>		0x00
0x0016	SYS_GPIO3_0	Reserved	Reserved	Reserved	GPIO3_MODE<3:0>				GPIO3_OBUF	0x00
0x0017	SYS_GPIO3_1	GPIO3_DEB_FALL	GPIO3_DEB_RISE	GPIO3_DEB<1:0>		GPIO3_PUPD	GPIO3_POL	GPIO3_TRIG<1:0>		0x00
0x0018	SYS_GPIO4_0	Reserved	Reserved	Reserved	GPIO4_MODE<3:0>				GPIO4_OBUF	0x00
0x0019	SYS_GPIO4_1	GPIO4_DEB_FALL	GPIO4_DEB_RISE	GPIO4_DEB<1:0>		GPIO4_PUPD	GPIO4_POL	GPIO4_TRIG<1:0>		0x00

DA9142-A

High-Performance, 13 A/20 A Peak, DC-DC Converter

Addr	Register	7	6	5	4	3	2	1	0	Reset
Buck Control										
Buck1										
0x0020	BUCK_BUCK1_0	Reserved	CH1_SR_DVC_DWN<2:0>			CH1_SR_DVC_UP<2:0>			CH1_EN	0x48
0x0021	BUCK_BUCK1_1	Reserved	CH1_SR_SHDN<2:0>			CH1_SR_STARTUP<2:0>			CH1_PD_DIS	0x48
0x0022	BUCK_BUCK1_2	Reserved	Reserved	Reserved	Reserved	CH1_ILIM<3:0>				0x09
0x0023	BUCK_BUCK1_3	CH1_VMAX<7:0>								0xBE
0x0024	BUCK_BUCK1_4	Reserved	Reserved	Reserved	CH1_VSEL	CH1_B_MODE<1:0>		CH1_A_MODE<1:0>		0x0F
0x0025	BUCK_BUCK1_5	CH1_A_VOUT<7:0>								0x64
0x0026	BUCK_BUCK1_6	CH1_B_VOUT<7:0>								0x64
0x0027	BUCK_BUCK1_7	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	CH1_RIPPLE_CANCEL<1:0>		0x00
OTP Control										
Serialization										
0x0048	OTP_DEVICE_ID	DEV_ID<7:0>								0x26
0x0049	OTP_VARIANT_ID	MRC<3:0>				VRC<3:0>				0x00
0x004A	OTP_CUSTOMER_ID	CUST_ID<7:0>								0x00
0x004B	OTP_CONFIG_ID	CONFIG_REV<7:0>								0x00

High-Performance, 13 A/20 A Peak, DC-DC Converter

6.2 Register Descriptions

Table 18: SYS_STATUS_0 (0x0001)

Bit	Type	Field Name	Description	Reset
[1]	R	TEMP_CRIT	Asserted when the thermal shutdown threshold is reached	0x0
[0]	R	TEMP_WARN	Asserted when the thermal warning threshold is reached	0x0

Table 19: SYS_STATUS_1 (0x0002)

Bit	Type	Field Name	Description	Reset
[3]	R	PG1	Asserted when the buck output voltage is in range	0x0
[2]	R	OV1	Asserted when the buck exceeds the over-voltage threshold	0x0
[1]	R	UV1	Asserted when the buck exceeds the under-voltage threshold	0x0
[0]	R	OC1	Asserted when the buck exceeds the over-current threshold	0x0

Table 20: SYS_STATUS_2 (0x0003)

Bit	Type	Field Name	Description	Reset
[2]	R	GPIO2	GPIO2 input readback status - asserted if the input on GPIO is seen as logic high	0x0
[1]	R	GPIO1	GPIO1 input readback status - asserted if the input on GPIO is seen as logic high	0x0
[0]	R	GPIO0	GPIO0 input readback status - asserted if the input on GPIO is seen as logic high	0x0

Table 21: SYS_EVENT_0 (0x0004)

Bit	Type	Field Name	Description	Reset
[1]	RW1C	E_TEMP_CRIT	An over-temperature event has occurred. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0
[0]	RW1C	E_TEMP_WARN	A temperature warning event has occurred. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0

Table 22: SYS_EVENT_1 (0x0005)

Bit	Type	Field Name	Description	Reset
[3]	RW1C	E_PG1	PG1 caused event. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0
[2]	RW1C	E_OV1	OV1 caused event. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0
[1]	RW1C	E_UV1	UV1 caused event. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0
[0]	RW1C	E_OC1	OC1 caused event. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Table 23: SYS_EVENT_2 (0x0006)

Bit	Type	Field Name	Description	Reset
[2]	RW1C	E_GPIO2	GPIO2 caused event. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0
[1]	RW1C	E_GPIO1	GPIO1 caused event. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0
[0]	RW1C	E_GPIO0	GPIO0 caused event. Write 0x1 to reset this bit to 0x0 when the event source has been released.	0x0

Table 24: SYS_MASK_0 (0x0007)

Bit	Type	Field Name	Description	Reset
[1]	RW	M_TEMP_CRIT	Thermal shutdown can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1
[0]	RW	M_TEMP_WARN	Temperature warning can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1

Table 25: SYS_MASK_1 (0x0008)

Bit	Type	Field Name	Description	Reset
[3]	RW	M_PG1	PG1 event can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1
[2]	RW	M_OV1	OV1 event can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1
[1]	RW	M_UV1	UV1 event can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1
[0]	RW	M_OC1	OC1 event can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1

Table 26: SYS_MASK_2 (0x0009)

Bit	Type	Field Name	Description	Reset
[2]	RW	M_GPIO2	GPIO2 event can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1
[1]	RW	M_GPIO1	GPIO1 event can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1
[0]	RW	M_GPIO0	GPIO0 event can cause an interrupt. Write 0x1 to mask this cause of interrupt.	0x1

Table 27: SYS_MASK_3 (0x000A)

Bit	Type	Field Name	Description	Reset
[3]	RW	M_VR_HOT	Temperature warning status IRQ mask. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x1
[0]	RW	M_PG1_STAT	PG1 status IRQ mask. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x1

High-Performance, 13 A/20 A Peak, DC-DC Converter

Table 28: SYS_CONFIG_0 (0x000B)

Bit	Type	Field Name	Description	Reset																																		
[7:4]	RW	CH1_DIS_DLY	<p>Delay time (ms) until CH1 is disabled. Active when GPIO is configured as EN1 or IC_EN control. Initial value is determined by CONF pin setting during start up if the CONF pin is enabled (OTP setting)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0x0</td><td>0</td></tr> <tr><td>0x1</td><td>1</td></tr> <tr><td>0x2</td><td>2</td></tr> <tr><td>0x3</td><td>3</td></tr> <tr><td>0x4</td><td>4</td></tr> <tr><td>0x5</td><td>5</td></tr> <tr><td>0x6</td><td>6</td></tr> <tr><td>0x7</td><td>7</td></tr> <tr><td>0x8</td><td>8</td></tr> <tr><td>0x9</td><td>9</td></tr> <tr><td>0xA</td><td>10</td></tr> <tr><td>0xB</td><td>11</td></tr> <tr><td>0xC</td><td>12</td></tr> <tr><td>0xD</td><td>13</td></tr> <tr><td>0xE</td><td>14</td></tr> <tr><td>0xF</td><td>15</td></tr> </tbody> </table>	Value	Description	0x0	0	0x1	1	0x2	2	0x3	3	0x4	4	0x5	5	0x6	6	0x7	7	0x8	8	0x9	9	0xA	10	0xB	11	0xC	12	0xD	13	0xE	14	0xF	15	0x0
Value	Description																																					
0x0	0																																					
0x1	1																																					
0x2	2																																					
0x3	3																																					
0x4	4																																					
0x5	5																																					
0x6	6																																					
0x7	7																																					
0x8	8																																					
0x9	9																																					
0xA	10																																					
0xB	11																																					
0xC	12																																					
0xD	13																																					
0xE	14																																					
0xF	15																																					
[3:0]	RW	CH1_EN_DLY	<p>Delay time (ms) until CH1 is enabled. Active when GPIO is configured as EN1 control or IC_EN control. Initial value is determined by CONF pin setting during start up if the CONF pin is enabled (OTP setting)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0x0</td><td>0</td></tr> <tr><td>0x1</td><td>0.5</td></tr> <tr><td>0x2</td><td>1</td></tr> <tr><td>0x3</td><td>1.5</td></tr> <tr><td>0x4</td><td>2</td></tr> <tr><td>0x5</td><td>2.5</td></tr> <tr><td>0x6</td><td>3</td></tr> <tr><td>0x7</td><td>3.5</td></tr> <tr><td>0x8</td><td>4</td></tr> <tr><td>0x9</td><td>4.5</td></tr> <tr><td>0xA</td><td>5</td></tr> <tr><td>0xB</td><td>5.5</td></tr> </tbody> </table>	Value	Description	0x0	0	0x1	0.5	0x2	1	0x3	1.5	0x4	2	0x5	2.5	0x6	3	0x7	3.5	0x8	4	0x9	4.5	0xA	5	0xB	5.5	0x0								
Value	Description																																					
0x0	0																																					
0x1	0.5																																					
0x2	1																																					
0x3	1.5																																					
0x4	2																																					
0x5	2.5																																					
0x6	3																																					
0x7	3.5																																					
0x8	4																																					
0x9	4.5																																					
0xA	5																																					
0xB	5.5																																					

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			0xC 6	
			0xD 6.5	
			0xE 7	
			0xF 7.5	

Table 29: SYS_CONFIG_2 (0x000D)

Bit	Type	Field Name	Description	Reset
[6:5]	RW	OC_LATCHOFF	Over-current latch-off time (Debounce duration). Buck shuts down after over-current persists for 8 us, 1 ms or 3 ms unless setting is disabled setting. An IRQ is generated unless masked. Value Description 0x0 Latch off disable 0x1 Latch off after 8 us 0x2 Latch off after 1 ms 0x3 Latch off after 3 ms	0x0
[4]	RW	OC_DVC_MASK	Over-current event mask during DVC ramp-up and ramp-down. Write 0x1 to mask over-current during DVC causing IRQ and LATCHOFF.	0x0
[3:2]	RW	PG_DVC_MASK	Power good mask during DVC Value Description 0x0 No mask 0x1 Mask as not power good 0x2 Mask as power good 0x3 Reserved	0x0

Table 30: SYS_CONFIG_3 (0x000E)

Bit	Type	Field Name	Description	Reset
[6:4]	RW	OSC_TUNE	Tune oscillator frequency, tuned frequency = current frequency + OSC_TUNE * 160 kHz Value Description 0x3 3 0x2 2 0x1 1 0x0 0 0x7 -1 0x6 -2 0x5 -3 0x4 -4	0x0
[1]	RW	I2C_TIMEOUT	Enable automatic reset of 2 wire interface (if SDA stays low for > 50 ms).	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Table 31: SYS_GPIO0_0 (0x0010)

Bit	Type	Field Name	Description	Reset
[4:1]	RW	GPIO0_MODE	GPIO function mode select Value Description 0x0 GPIO disable 0x1 EN1 input 0x2 Reserved 0x3 EN1 input 0x4 DVC1 input 0x5 Reserved 0x6 DVC1 input 0x7 RELOAD input 0x8 PG1 output 0x9 Low output 0xA Low output 0xB PG1 output 0xC nIRQ output 0xD Reserved 0xE Low output 0xF High output	0x0
[0]	RW	GPIO0_OBUF	GPIO output buffer select Value Description 0x0 open-drain output 0x1 push-pull output	0x0

Table 32: SYS_GPIO0_1 (0x0011)

Bit	Type	Field Name	Description	Reset
[7]	RW	GPIO0_DEB_FALL	GPI debounce falling edge	0x0
[6]	RW	GPIO0_DEB_RISE	GPI debounce rising edge	0x0
[5:4]	RW	GPIO0_DEB	GPI debounce time Value Description 0x0 100 us debounce 0x1 1 ms debounce 0x2 10 ms debounce 0x3 100 ms debounce	0x0
[3]	RW	GPIO0_PUPD	GPIO pull-up/pull-down enable Value Description 0x0 GPI: pull-down disabled, GPO: pull-up to AVDD disabled	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			0x1 GPI: pull-down enabled, GPO: pull-up to AVDD enabled	
[2]	RW	GPIO0_POL	GPIO polarity Value Description 0x0 GPIO is active-high 0x1 GPIO is active-low	0x0
[1:0]	RW	GPIO0_TRIG	GPI trigger type Value Description 0x0 Dual-edge triggered 0x1 Positive-edge triggered 0x2 Negative-edge triggered 0x3 Reserved (No trigger)	0x0

Table 33: SYS_GPIO1_0 (0x0012)

Bit	Type	Field Name	Description	Reset
[4:1]	RW	GPIO1_MODE	GPIO function mode select. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) Value Description 0x0 GPIO disable 0x1 EN1 input 0x2 Reserved 0x3 EN1 input 0x4 DVC1 input 0x5 Reserved 0x6 DVC1 input 0x7 RELOAD input 0x8 PG1 output 0x9 Low output 0xA Low output 0xB PG1 output 0xC nIRQ output 0xD Reserved 0xE Low output 0xF High output	0x0
[0]	RW	GPIO1_OBUF	GPIO output buffer select. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting). Value Description 0x0 open-drain output	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			0x1 push-pull output	

Table 34: SYS_GPIO1_1 (0x0013)

Bit	Type	Field Name	Description	Reset										
[7]	RW	GPIO1_DEB_FALL	GPI debounce falling edge. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x0										
[6]	RW	GPIO1_DEB_RISE	GPI debounce rising edge. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x0										
[5:4]	RW	GPIO1_DEB	GPI debounce time. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x0</td> <td>100 us debounce</td> </tr> <tr> <td>0x1</td> <td>1 ms debounce</td> </tr> <tr> <td>0x2</td> <td>10 ms debounce</td> </tr> <tr> <td>0x3</td> <td>100 ms debounce</td> </tr> </tbody> </table>	Value	Description	0x0	100 us debounce	0x1	1 ms debounce	0x2	10 ms debounce	0x3	100 ms debounce	0x0
Value	Description													
0x0	100 us debounce													
0x1	1 ms debounce													
0x2	10 ms debounce													
0x3	100 ms debounce													
[3]	RW	GPIO1_PUPD	GPIO pull-up/pull-down enable. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x0</td> <td>GPI: pull-down disabled, GPO: pull-up to AVDD disabled</td> </tr> <tr> <td>0x1</td> <td>GPI: pull-down enabled, GPO: pull-up to AVDD enabled</td> </tr> </tbody> </table>	Value	Description	0x0	GPI: pull-down disabled, GPO: pull-up to AVDD disabled	0x1	GPI: pull-down enabled, GPO: pull-up to AVDD enabled	0x0				
Value	Description													
0x0	GPI: pull-down disabled, GPO: pull-up to AVDD disabled													
0x1	GPI: pull-down enabled, GPO: pull-up to AVDD enabled													
[2]	RW	GPIO1_POL	GPIO polarity. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x0</td> <td>GPIO is active-high</td> </tr> <tr> <td>0x1</td> <td>GPIO is active-low</td> </tr> </tbody> </table>	Value	Description	0x0	GPIO is active-high	0x1	GPIO is active-low	0x0				
Value	Description													
0x0	GPIO is active-high													
0x1	GPIO is active-low													
[1:0]	RW	GPIO1_TRIG	GPI trigger type. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x0</td> <td>Dual-edge triggered</td> </tr> <tr> <td>0x1</td> <td>Positive-edge triggered</td> </tr> <tr> <td>0x2</td> <td>Negative-edge triggered</td> </tr> <tr> <td>0x3</td> <td>Reserved (No trigger)</td> </tr> </tbody> </table>	Value	Description	0x0	Dual-edge triggered	0x1	Positive-edge triggered	0x2	Negative-edge triggered	0x3	Reserved (No trigger)	0x0
Value	Description													
0x0	Dual-edge triggered													
0x1	Positive-edge triggered													
0x2	Negative-edge triggered													
0x3	Reserved (No trigger)													

High-Performance, 13 A/20 A Peak, DC-DC Converter

Table 35: SYS_GPIO2_0 (0x0014)

Bit	Type	Field Name	Description	Reset																																		
[4:1]	RW	GPIO2_MODE	<p>GPIO function mode select. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0x0</td><td>GPIO disable</td></tr> <tr><td>0x1</td><td>EN1 input</td></tr> <tr><td>0x2</td><td>Reserved</td></tr> <tr><td>0x3</td><td>EN1 input</td></tr> <tr><td>0x4</td><td>DVC1 input</td></tr> <tr><td>0x5</td><td>Reserved</td></tr> <tr><td>0x6</td><td>DVC1 input</td></tr> <tr><td>0x7</td><td>RELOAD input</td></tr> <tr><td>0x8</td><td>PG1 output</td></tr> <tr><td>0x9</td><td>Low output</td></tr> <tr><td>0xA</td><td>Low output</td></tr> <tr><td>0xB</td><td>PG1 output</td></tr> <tr><td>0xC</td><td>nIRQ output</td></tr> <tr><td>0xD</td><td>Reserved</td></tr> <tr><td>0xE</td><td>Low output</td></tr> <tr><td>0xF</td><td>High output</td></tr> </tbody> </table>	Value	Description	0x0	GPIO disable	0x1	EN1 input	0x2	Reserved	0x3	EN1 input	0x4	DVC1 input	0x5	Reserved	0x6	DVC1 input	0x7	RELOAD input	0x8	PG1 output	0x9	Low output	0xA	Low output	0xB	PG1 output	0xC	nIRQ output	0xD	Reserved	0xE	Low output	0xF	High output	0x0
Value	Description																																					
0x0	GPIO disable																																					
0x1	EN1 input																																					
0x2	Reserved																																					
0x3	EN1 input																																					
0x4	DVC1 input																																					
0x5	Reserved																																					
0x6	DVC1 input																																					
0x7	RELOAD input																																					
0x8	PG1 output																																					
0x9	Low output																																					
0xA	Low output																																					
0xB	PG1 output																																					
0xC	nIRQ output																																					
0xD	Reserved																																					
0xE	Low output																																					
0xF	High output																																					
[0]	RW	GPIO2_OBUF	<p>GPIO output buffer select. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0x0</td><td>open-drain output</td></tr> <tr><td>0x1</td><td>push-pull output</td></tr> </tbody> </table>	Value	Description	0x0	open-drain output	0x1	push-pull output	0x0																												
Value	Description																																					
0x0	open-drain output																																					
0x1	push-pull output																																					

Table 36: SYS_GPIO2_1 (0x0015)

Bit	Type	Field Name	Description	Reset						
[7]	RW	GPIO2_DEB_FALL	GPI debounce falling edge. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x0						
[6]	RW	GPIO2_DEB_RISE	GPI debounce rising edge. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x0						
[5:4]	RW	GPIO2_DEB	<p>GPI debounce time. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr><td>0x0</td><td>100 us debounce</td></tr> <tr><td>0x1</td><td>1 ms debounce</td></tr> </tbody> </table>	Value	Description	0x0	100 us debounce	0x1	1 ms debounce	0x0
Value	Description									
0x0	100 us debounce									
0x1	1 ms debounce									

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			0x2 10 ms debounce 0x3 100 ms debounce	
[3]	RW	GPIO2_PUPD	GPIO pull-up/pull-down enable. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) Value Description 0x0 GPI: pull-down disabled, GPO: pull-up to AVDD disabled 0x1 GPI: pull-down enabled, GPO: pull-up to AVDD enabled	0x0
[2]	RW	GPIO2_POL	GPIO polarity. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) Value Description 0x0 GPIO is active-high 0x1 GPIO is active-low	0x0
[1:0]	RW	GPIO2_TRIG	GPI trigger type. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) Value Description 0x0 Dual-edge triggered 0x1 Positive-edge triggered 0x2 Negative-edge triggered 0x3 Reserved (No trigger)	0x0

Table 37: SYS_GPIO3_0 (0x0016)

Bit	Type	Field Name	Description	Reset
[4:1]	R	GPIO3_MODE	GPIO function mode select Value Description 0x0 GPIO disable 0x1 EN1 input 0x2 Reserved 0x3 EN1 input 0x4 DVC1 input 0x5 Reserved 0x6 DVC1 input 0x7 RELOAD input 0x8 PG1 output 0x9 Low output 0xA Low output 0xB PG1 output	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			0xC nIRQ output 0xD Reserved 0xE Low output 0xF High output	
[0]	R	GPIO3_OBUF	GPIO output buffer select Value Description 0x0 open-drain output 0x1 push-pull output	0x0

Table 38: SYS_GPIO3_1 (0x0017)

Bit	Type	Field Name	Description	Reset
[7]	R	GPIO3_DEB_FALL	GPI debounce falling edge	0x0
[6]	R	GPIO3_DEB_RISE	GPI debounce rising edge	0x0
[5:4]	R	GPIO3_DEB	GPI debounce time Value Description 0x0 100 us debounce 0x1 1 ms debounce 0x2 10 ms debounce 0x3 100 ms debounce	0x0
[3]	R	GPIO3_PUPD	GPIO pull-up/pull-down enable Value Description 0x0 GPI: pull-down disabled, GPO: pull-up to AVDD disabled 0x1 GPI: pull-down enabled, GPO: pull-up to AVDD enabled	0x0
[2]	R	GPIO3_POL	GPIO polarity Value Description 0x0 GPIO is active-high 0x1 GPIO is active-low	0x0
[1:0]	R	GPIO3_TRIG	GPI trigger type Value Description 0x0 Dual-edge triggered 0x1 Positive-edge triggered 0x2 Negative-edge triggered 0x3 Reserved (No trigger)	0x0

Table 39: SYS_GPIO4_0 (0x0018)

Bit	Type	Field Name	Description	Reset
[4:1]	R	GPIO4_MODE	GPIO function mode select	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			Value Description 0x0 GPIO disable 0x1 EN1 input 0x2 Reserved 0x3 EN1 input 0x4 DVC1 input 0x5 Reserved 0x6 DVC1 input 0x7 RELOAD input 0x8 PG1 output 0x9 Low output 0xA Low output 0xB PG1 output 0xC nIRQ output 0xD Reserved 0xE Low output 0xF High output	
[0]	R	GPIO4_OBUF	GPIO output buffer select Value Description 0x0 open-drain output 0x1 push-pull output	0x0

Table 40: SYS_GPIO4_1 (0x0019)

Bit	Type	Field Name	Description	Reset
[7]	R	GPIO4_DEB_FALL	GPI debounce falling edge	0x0
[6]	R	GPIO4_DEB_RISE	GPI debounce rising edge	0x0
[5:4]	R	GPIO4_DEB	GPI debounce time Value Description 0x0 100 us debounce 0x1 1 ms debounce 0x2 10 ms debounce 0x3 100 ms debounce	0x0
[3]	R	GPIO4_PUPD	GPIO pull-up/pull-down enable Value Description 0x0 GPI: pull-down disabled, GPO: pull-up to AVDD disabled 0x1 GPI: pull-down enabled, GPO: pull-up to AVDD enabled	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
[2]	R	GPIO4_POL	GPIO polarity Value Description 0x0 GPIO is active-high 0x1 GPIO is active-low	0x0
[1:0]	R	GPIO4_TRIG	GPI trigger type Value Description 0x0 Dual-edge triggered 0x1 Positive-edge triggered 0x2 Negative-edge triggered 0x3 Reserved (No trigger)	0x0

6.2.1 Buck1

Table 41: BUCK_BUCK1_0 (0x0020)

Bit	Type	Field Name	Description	Reset
[6:4]	RW	CH1_SR_DVC_DWN	Voltage slew-rate for DVC ramp-down Value Description 0x0 10 mV / 8 us 0x1 10 mV / 4 us 0x2 10 mV / 2 us 0x3 10 mV / 1 us 0x4 20 mV / 1 us 0x5 Reserved 0x6 Reserved 0x7 Reserved	0x4
[3:1]	RW	CH1_SR_DVC_UP	Voltage slew-rate for DVC ramp-up Value Description 0x0 10 mV / 8 us 0x1 10 mV / 4 us 0x2 10 mV / 2 us 0x3 10 mV / 1 us 0x4 20 mV / 1 us 0x5 40 mV / 1 us 0x6 Reserved 0x7 Reserved	0x4
[0]	RW	CH1_EN	Channel enable. Write 0x1 to enable the buck. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

Table 42: BUCK_BUCK1_1 (0x0021)

Bit	Type	Field Name	Description	Reset
[6:4]	RW	CH1_SR_SHDN	Voltage slew-rate during shut-down Value Description 0x0 10 mV / 8 us 0x1 10 mV / 4 us 0x2 10 mV / 2 us 0x3 10 mV / 1 us 0x4 20 mV / 1 us 0x5 Reserved 0x6 Reserved 0x7 Immediate power-down	0x4
[3:1]	RW	CH1_SR_STARTUP	Voltage slew-rate during start-up Value Description 0x0 10 mV / 8 us 0x1 10 mV / 4 us 0x2 10 mV / 2 us 0x3 10 mV / 1 us 0x4 20 mV / 1 us 0x5 40 mV / 1 us 0x6 Reserved 0x7 Reserved	0x4
[0]	RW	CH1_PD_DIS	LX Pull down while BUCK is off. Write 0x1 to disable this function.	0x0

Table 43: BUCK_BUCK1_2 (0x0022)

Bit	Type	Field Name	Description	Reset
[3:0]	RW	CH1_ILIM	Select OCP threshold (A) Value Description 0x0 Reserved 0x1 6.5 0x2 7.5 0x3 8.5 0x4 9.5 0x5 10.5 0x6 11.5 0x7 12.5 0x8 13.5 0x9 14.5	0x9

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			0xA 15.5	
			0xB 16.5	
			0xC 17.5	
			0xD 18.5	
			0xE 19.5	
			0xF Disable	

Table 44: BUCK_BUCK1_3 (0x0023)

Bit	Type	Field Name	Description	Reset																												
[7:0]	R	CH1_VMAX	<p>VOUT max setting (V): From 0.30 V (0x1E) to 1.90 V (0xBE) in steps of 10 mV This is a read-only register.</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Reserved</td> </tr> <tr> <td>0x1D</td> <td>Reserved</td> </tr> <tr> <td>0x1E</td> <td>0.3</td> </tr> <tr> <td>0x1F</td> <td>0.31</td> </tr> <tr> <td>...</td> <td>+0.01 steps</td> </tr> <tr> <td>0x63</td> <td>0.99</td> </tr> <tr> <td>0x64</td> <td>1</td> </tr> <tr> <td>0x65</td> <td>1.01</td> </tr> <tr> <td>...</td> <td>+0.01 steps</td> </tr> <tr> <td>0xBD</td> <td>1.89</td> </tr> <tr> <td>0xBE</td> <td>1.9</td> </tr> <tr> <td>0xBF</td> <td>Reserved</td> </tr> <tr> <td>0xFF</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Description	0x00	Reserved	0x1D	Reserved	0x1E	0.3	0x1F	0.31	...	+0.01 steps	0x63	0.99	0x64	1	0x65	1.01	...	+0.01 steps	0xBD	1.89	0xBE	1.9	0xBF	Reserved	0xFF	Reserved	0xBE
Value	Description																															
0x00	Reserved																															
0x1D	Reserved																															
0x1E	0.3																															
0x1F	0.31																															
...	+0.01 steps																															
0x63	0.99																															
0x64	1																															
0x65	1.01																															
...	+0.01 steps																															
0xBD	1.89																															
0xBE	1.9																															
0xBF	Reserved																															
0xFF	Reserved																															

Table 45: BUCK_BUCK1_4 (0x0024)

Bit	Type	Field Name	Description	Reset						
[4]	RW	CH1_VSEL	Output voltage and operation selection: 0: A, 1: B. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)	0x0						
[3:2]	RW	CH1_B_MODE	<p>Operation mode selection. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting)</p> <table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x0</td> <td>Force PFM operation</td> </tr> <tr> <td>0x1</td> <td>Force PWM operation (full phase)</td> </tr> </tbody> </table>	Value	Description	0x0	Force PFM operation	0x1	Force PWM operation (full phase)	0x3
Value	Description									
0x0	Force PFM operation									
0x1	Force PWM operation (full phase)									

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset
			0x2 Force PWM operation (with phase shedding) 0x3 Auto mode	
[1:0]	RW	CH1_A_MODE	Operation mode selection. Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) Value Description 0x0 Force PFM operation 0x1 Force PWM operation (full phase) 0x2 Force PWM operation (with phase shedding) 0x3 Auto mode	0x3

Table 46: BUCK_BUCK1_5 (0x0025)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	CH1_A_VOUT	Output voltage setting A: Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) From 0.30 V (0x1E) to 1.90 V (0xBE) in steps of 10 mV (default 1.0 V) Write-protected when value is written below 0.30 V or above 1.90 V Value Description 0x00 Reserved 0x1D Reserved 0x1E 0.3 0x1F 0.31 ... +0.01 steps 0x63 0.99 0x64 1 0x65 1.01 ... +0.01 steps 0xBD 1.89 0xBE 1.9 0xBF Reserved 0xFF Reserved	0x64

Table 47: BUCK_BUCK1_6 (0x0026)

Bit	Type	Field Name	Description	Reset
[7:0]	RW	CH1_B_VOUT	Output voltage setting B: Initial value is determined by CONF pin setting during start-up and if the CONF pin is enabled (OTP setting) From 0.30 V (0x1E) to 1.90 V (0xBE) in steps of	0x64

High-Performance, 13 A/20 A Peak, DC-DC Converter

Bit	Type	Field Name	Description	Reset																												
			10 mV (default 1.0 V) Write-protected when value is written below 0.30 V or above 1.90 V																													
			<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x00</td> <td>Reserved</td> </tr> <tr> <td>0x1D</td> <td>Reserved</td> </tr> <tr> <td>0x1E</td> <td>0.3</td> </tr> <tr> <td>0x1F</td> <td>0.31</td> </tr> <tr> <td>...</td> <td>+0.01 steps</td> </tr> <tr> <td>0x63</td> <td>0.99</td> </tr> <tr> <td>0x64</td> <td>1</td> </tr> <tr> <td>0x65</td> <td>1.01</td> </tr> <tr> <td>...</td> <td>+0.01 steps</td> </tr> <tr> <td>0xBD</td> <td>1.89</td> </tr> <tr> <td>0xBE</td> <td>1.9</td> </tr> <tr> <td>0xBF</td> <td>Reserved</td> </tr> <tr> <td>0xFF</td> <td>Reserved</td> </tr> </tbody> </table>	Value	Description	0x00	Reserved	0x1D	Reserved	0x1E	0.3	0x1F	0.31	...	+0.01 steps	0x63	0.99	0x64	1	0x65	1.01	...	+0.01 steps	0xBD	1.89	0xBE	1.9	0xBF	Reserved	0xFF	Reserved	
Value	Description																															
0x00	Reserved																															
0x1D	Reserved																															
0x1E	0.3																															
0x1F	0.31																															
...	+0.01 steps																															
0x63	0.99																															
0x64	1																															
0x65	1.01																															
...	+0.01 steps																															
0xBD	1.89																															
0xBE	1.9																															
0xBF	Reserved																															
0xFF	Reserved																															

Table 48: BUCK_BUCK1_7 (0x0027)

Bit	Type	Field Name	Description	Reset										
[1:0]	RW	CH1_RIPPLE_CANCEL	Ripple cancel control	0x0										
			<table border="1"> <thead> <tr> <th>Value</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0x0</td> <td>No ripple cancel</td> </tr> <tr> <td>0x1</td> <td>Small ripple cancel</td> </tr> <tr> <td>0x2</td> <td>Mid ripple cancel</td> </tr> <tr> <td>0x3</td> <td>Large ripple cancel</td> </tr> </tbody> </table>	Value	Description	0x0	No ripple cancel	0x1	Small ripple cancel	0x2	Mid ripple cancel	0x3	Large ripple cancel	
Value	Description													
0x0	No ripple cancel													
0x1	Small ripple cancel													
0x2	Mid ripple cancel													
0x3	Large ripple cancel													

6.2.2 OTP Control

6.2.2.1 Serialization

Table 49: OTP_DEVICE_ID (0x0048)

Bit	Type	Field Name	Description	Reset
[7:0]	R	DEV_ID	Device ID; hard-coded or metal-programmed	0x26

Table 50: OTP_VARIANT_ID (0x0049)

Bit	Type	Field Name	Description	Reset
[7:4]	R	MRC	Mask Revision Code; mask design changes increment reset value.	0x0
[3:0]	R	VRC	Chip Variant Code; e.g. package variants.	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter**Table 51: OTP_CUSTOMER_ID (0x004A)**

Bit	Type	Field Name	Description	Reset
[7:0]	R	CUST_ID	Customer ID	0x0


Table 52: OTP_CONFIG_ID (0x004B)

Bit	Type	Field Name	Description	Reset
[7:0]	R	CONFIG_REV	OTP settings revision	0x0

High-Performance, 13 A/20 A Peak, DC-DC Converter

7 Package Information

7.1 Package Outlines



STATUS:	RELEASED
TERMINAL FINISH:	LF55
TITLE:	DA9142 FCBGA 60L 4.5x7x1.0mm 0.65P 0.41mm Bell PACKAGE OUTLINE
REV:	B
REVISION NOTE:	TITLE UPDATED

Figure 9: Package Outline Drawing

High-Performance, 13 A/20 A Peak, DC-DC Converter

7.2 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in [Table 53](#).

For detailed information on MSL levels refer to the IPC/JEDEC standard J-STD-020, which can be downloaded from <http://www.jedec.org>.

The DA9142-A package is qualified for MSL <TBD>.

Table 53: MSL Classification

MSL Level	Floor Lifetime	Conditions
MSL 4	72 hours	30 °C / 60 % RH
MSL 3	168 hours	30 °C / 60 % RH
MSL 2A	4 weeks	30 °C / 60 % RH
MSL 2	1 year	30 °C / 60 % RH
MSL 1	Unlimited	30 °C / 85 % RH

7.3 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from <http://www.jedec.org>.

8 Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, please consult your Dialog Semiconductor [local sales representative](#).

Table 54: Ordering Information for Consumer / Industrial Applications

Part Number	Package	Size (mm)	Shipment Form	Pack Quantity
DA9142-xxF71	60 FCBGA	4.5 x 7 x 1.01 0.65 mm pitch	Tray	364
DA9142-xxF72	60 FCBGA	4.5 x 7 x 1.01 0.65 mm pitch	Reel	2600

Table 55: Ordering Information for Automotive Applications

Part Number	Package	Size (mm)	Shipment Form	Pack Quantity
DA9142-xxF71-A	60 FCBGA	4.5 x 7 x 1.01 0.65 mm pitch	Tray	364
DA9142-xxF72-A	60 FCBGA	4.5 x 7 x 1.01 0.65 mm pitch	Reel	2600

9 Layout Guidelines




Figure 10: DA9142-A Footprint

High-Performance, 13 A/20 A Peak, DC-DC Converter

Status Definitions

Revision	Datasheet Status	Product Status	Definition
1.<n>	Target	Development	This datasheet contains the design specifications for product development. Specifications may be changed in any manner without notice.
2.<n>	Preliminary	Qualification	This datasheet contains the specifications and preliminary characterization data for products in pre-production. Specifications may be changed at any time without notice in order to improve the design.
3.<n>	Final	Production	This datasheet contains the final specifications for products in volume production. The specifications may be changed at any time in order to improve the design, manufacturing and supply. Major specification changes are communicated via Customer Product Notifications. Datasheet changes are communicated via www.dialog-semiconductor.com .
4.<n>	Obsolete	Archived	This datasheet contains the specifications for discontinued products. The information is provided for reference only.

Disclaimer

Unless otherwise agreed in writing, the Dialog Semiconductor products (and any associated software) referred to in this document are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Dialog Semiconductor product (or associated software) can reasonably be expected to result in personal injury, death or severe property or environmental damage. Dialog Semiconductor and its suppliers accept no liability for inclusion and/or use of Dialog Semiconductor products (and any associated software) in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, express or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including, without limitation, the specification and the design of the related semiconductor products, software and applications. Notwithstanding the foregoing, for any automotive grade version of the device, Dialog Semiconductor reserves the right to change the information published in this document, including, without limitation, the specification and the design of the related semiconductor products, software and applications, in accordance with its standard automotive change notification process.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document is subject to Dialog Semiconductor's [Standard Terms and Conditions of Sale](http://www.dialog-semiconductor.com), available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog, Dialog Semiconductor and the Dialog logo are trademarks of Dialog Semiconductor Plc or its subsidiaries. All other product or service names and marks are the property of their respective owners.

© 2021 Dialog Semiconductor. All rights reserved.

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

Contact Dialog Semiconductor

General Enquiry:

[Enquiry Form](#)

Local Offices:

<https://www.dialog-semiconductor.com/contact/sales-offices>