

# **Application Note**

# Design and Implementation of a Single-phase Inverter

# **AN-CM-270**

#### Abstract

This application note explores the use of a Dialog GreenPAK CMIC in Power Electronics Applications. This app note will demonstrate the implementation of a single-phase inverter using different control methodologies. In this app note Square and Quasi Square techniques will be implemented using a SLG46621V GreenPAK CMIC. One switching pattern is applied to SW1 and SW4 simultaneously, whereas the other switching pattern is applied to SW2 and SW3. Complex switching patterns are generated using the GreenPAK CMIC in order to realize the Quasi-square wave inverter implementation.

This application note comes complete with design files which can be found in the References section.



## Design and Implementation of a Single-phase Inverter

## Contents

Ab	strac	t	1
Co	ntent	S	2
Fig	gures.		2
Та	bles .		3
1	Tern	ns and Definitions	
2	Refe	rences	
3	Intro	oduction	5
	3.1	Single-phase Inverter	5
	3.2	Topologies of Single-phase Inverter	5
		3.2.1 Full-bridge Topology	
	3.3	Insulated Gate Bipolar Transistor	6
	3.4	Pulse Width Modulation Block in GreenPAK	7
4	Gree	enPAK Design for PWM based Square Wave Implementation	
	4.1	Disadvantage of Square Wave Control Strategy	10
5	Gree	enPAK Design for PWM based Quasi-Square Wave Implementation	10
6	Resu	ults	15
7	Con	clusion	
Re	visior	n History	

## **Figures**

Figure 1: Full-bridge Single-phase Inverter Topology	. 6
Figure 2: Insulated Gate Bipolar Transistor	
Figure 3: Switching Pattern for S1 and S4	
Figure 4: Output Voltage Waveform	
Figure 5: GreenPAK Design for Square Wave Control Strategy	
Figure 6: Configuration Setting for PWM Block	
Figure 7: Configuration Settings for FSM0 and FSM1	10
Figure 8: Quasi Square Wave	
Figure 9: GreenPAK Design for Square Wave Control Strategy	11
Figure 10: Configuration Settings for PWM Block	12
Figure 11: Configuration Settings for FSM0 and FSM1	13
Figure 12: Configuration Settings for PDLY1 and CNT3	
Figure 13: Configuration Settings for CNT7 and CNT8	14
Figure 14: Configuration Settings for CNT1	
Figure 15: Switching Pattern for S1 and S4	
Figure 16: Switching Pattern for S2 and S3	15
Figure 17: Output Waveform of Single-phase Inverter	
Figure 18: 12V Supply and Hardware Configuration for a Single-phase Inverter	16
Figure 19: Single-phase Inverter using Dialog GreenPAK CMIC.	17
Figure 20: Complete Hardware of Single-phase Inverter	17

**Application Note** 





## **Tables**

Table 1: Switching States and Output Voltage	5
--	---



### **1** Terms and Definitions

AC	Alternating current
DC	Direct current
THD	Total harmonic distortion
PWM	Pulse width modulation

### 2 References

For related documents and software, please visit:

https://www.dialog-semiconductor.com/configurable-mixed-signal.

Download our free GreenPAK Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Dialog Semiconductor provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Dialog IC.

- [1] GreenPAK Designer Software, Software Download and User Guide, Dialog Semiconductor
- [2] AN-CM-270 Design and Implementation of Single-phase Inverter.gp, GreenPAK Design File, Dialog Semiconductor
- [3] GreenPAK Development Tools, GreenPAK Development Tools Webpage, Dialog Semiconductor
- [4] GreenPAK Application Notes, GreenPAK Application Notes Webpage, Dialog Semiconductor



## 3 Introduction

This application note explores the use of Dialog's GreenPAK<sup>™</sup> CMICs in power electronics applications and will demonstrate the implementation of a single-phase inverter using various control methodologies. Different parameters are used to determine the quality of the single-phase inverter. An important parameter is Total Harmonic Distortion (THD). THD is a measurement of the harmonic distortion in a signal and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.

#### 3.1 Single-phase Inverter

A power inverter, or inverter, is an electronic device or circuitry that changes direct current (DC) into alternating current (AC). Depending upon the number of phases of the AC output, there are several types of inverters.

- Single-phase inverters
- Three-phase inverters

DC is the unidirectional flow of electric charge. If a constant voltage is applied across a purely resistive circuit, it results in a constant current. Comparatively, with AC, the flow of electric current periodically reverses polarity. The most typical AC waveform is a sine wave, but it can also be a triangular or square wave. In order to transfer electrical power with different current profiles, special devices are required. Devices that convert AC into DC are known as rectifiers and devices that convert DC into AC are known as inverters.

#### 3.2 Topologies of Single-phase Inverter

There are two main topologies of single-phase inverters; half-bridge and full-bridge topologies. This application note focusses on the full-bridge topology, since it provides double the output voltage compared to the half-bridge topology.

#### 3.2.1 Full-bridge Topology

In a full-bridge topology 4 switches are needed, since the alternating output voltage is obtained by the difference between two branches of switching cells. The output voltage is obtained by intelligently switching the transistors on and off at particular time instants. There are four different states depending upon which switches are closed. The table below summarizes the states and output voltage based on which switches are closed.


#### Table 1: Switching States and Output Voltage

State	Switches Closed	Vout
1	S1 & S2	+Vdc
2	S3 & S4	-Vdc
3	S1 & S3	0
4	S2 & S4	0

To maximize the output voltage, the fundamental component of the input voltage on each branch must be 180° out of phase. The semiconductors of each branch are complementary in performance, which is to say when one is conducting the other is cut-off and vice versa. This topology is the most widely used for inverters. The diagram in Fig. 1 shows the circuit of a full-bridge topology for a single-phase inverter.

**Application Note** 







#### 3.3 Insulated Gate Bipolar Transistor

The Insulated Gate Bipolar Transistor (IGBT) is like a MOSFET with the addition of a third PNjunction. This allows voltage-based control, like a MOSFET, but with output characteristics like a BJT regarding high loads and low saturation voltage.

Four main regions can be observed on its static behavior.

- Avalanche Region
- Saturation Region
- Cut Area
- Active Region

The avalanche region is the area when a voltage below breakdown voltage is applied, resulting in the destruction of the IGBT. The cut area includes values from breakdown voltage up to threshold voltage, wherein the IGBT doesn't conduct. In the saturation region, the IGBT behaves as a dependent voltage source and a series resistance. With low variations of voltage, high amplification of current can be achieved. This area is the most desirable for operation. If the voltage is augmented, the IGBT enters the active region, and current remains constant. There is a maximum voltage applied for the IGBT to ensure it won't enter the avalanche region. This is one of the most used semiconductors in power electronics, since it can support a wide range of voltages from a few volts to kV and powers between kW and MW.

Application Note	Revision 1.0	18-Feb-2019






Figure 2: Insulated Gate Bipolar Transistor

These Insulated Gate Bipolar Transistors act as switching devices for the full-bridge single-phase inverter topology.

#### 3.4 Pulse Width Modulation Block in GreenPAK

The Pulse Width Modulation (PWM) Block is a useful block that can be used for a wide range of applications. The DCMP/PWM Block can be configured as a PWM Block. The PWM block can be sourced through FSM0 and FSM1. PWM IN+ pin is connected to FSM0 whereas IN- pin is connected to FSM1. Both FSM0 and FSM1 provides 8-bit data to PWM Block. PWM time period is defined by the time period of FSM1. The duty cycle for the PWM block is controlled by the FSM0.

$$Output Duty Cycle = \frac{IN_+}{256}$$

There are two options for the duty cycle configuration:

- 0-99.6%: DC ranges from 0% to 99.6% and is determined as IN+/256.
- 0.39-100%: DC ranges from 0.39% to 100% and is determined as (IN+ + 1)/256.

Application Note	Revision 1.0	18-Feb-2019



# 4 GreenPAK Design for PWM based Square Wave Implementation

There are different control methodologies that can be used to implement a single-phase inverter. One such control strategy includes a PWM-based square wave for the single-phase inverter.

A GreenPAK CMIC is used to generate periodic switching patterns in order to conveniently convert DC into AC. The DC voltages are fed from the battery and the output obtained from the inverter can be used to supply the AC load. For the purpose of this application note the AC frequency has been set to 50Hz, a common household power frequency in many parts of the world. Correspondingly, the period is 20ms.

The switching pattern that must be generated by GreenPAK for SW1 and SW4 is shown in Fig. 3.





Figure 3: Switching Pattern for S1 and S4



The switching pattern for SW2 and SW3 is shown in Fig. 4

#### Figure 4: Output Voltage Waveform

The above switching patterns can be conveniently produced using a PWM block. The PWM time period is set by the time period of FSM1. The time period for FSM1 must be set to 20ms corresponding to 50Hz frequency. The duty cycle for the PWM block is controlled by the data sourced from FSM0. In order to generate the 50% duty cycle, the FSM0 counter value is set to be 128.

The corresponding GreenPAK Design is shown in Fig. 5.

Application Note	Revision 1.0	18-Feb-2019








Figure 5: GreenPAK Design for Square Wave Control Strategy

DCMP0/PWM0				
DCMP/PWM power register:	Power on 💌			
Function selection:	PWM 👻			
PD sync to clock:	off 👻			
Clock source:	OSC X CLK 👻			
Clock invert:	Disable 💌			
PWM & ADC clock source :	RC OSC 👻			
PWM data sync with SPI clock:	Disable 💌			
Duty cycle:	0% - 99.6% 💌			
PWM deadband time:	10 ns 👻			
Register 0: MTRX SEL: (0:0)	0			
Register 1: MTRX SEL: (0:1)	0			
Register 2: MTRX SEL: (1:0) (2)	0			
Register 3: MTRX SEL: (1:1)	0			
Connections				
IN+ selector:	FSM0 [7:0] 💌			
IN- selector:	FSM1 -> Q [7:0] 🔹			

Figure 6: Configuration Setting for PWM Block



#### **Design and Implementation of a Single-phase Inverter**

14-bit Cl	NT2/DLY2/FSM0		8-bit CN	IT4/DLY4/FSM1	
Mode:	Counter/FSM	•	Mode:	Counter/FSM	•
Counter data:	128	•	Counter data:	124	\$
Output period (typical):	(Range: 1 - 16383) 5.16 ms Form	nula	Output period (typical):	(Range: 1 - 255) 20 ms <u>For</u> r	<u>mula</u>
Edge select:	Both	•	Edge select:	Both	•
Counter value control:	Reset (counter valu	•	Counter value control:	Reset (counter valu	•
DFF bypass enable:	None	*	DFF bypass enable:	None	Ŧ
FSM data sync with SPI clock:	Disable	•	FSM data sync with SPI clock:	Disable	•
Co	nnections		Co	nnections	
FSM data:	Counter data	•	FSM data:	Counter data	•
Clock:	CLK	•	Clock:	CLK /4	•
Clock source:	RC OSC Freq.		Clock source:	RC OSC Freq. /4	
Clock frequency:	25 kHz		Clock frequency:	6.25 kHz	

Figure 7: Configuration Settings for FSM0 and FSM1

#### 4.1 Disadvantage of Square Wave Control Strategy

Using the square wave control strategy causes the inverter to produce a large amount of harmonics. Apart from the fundamental frequency, square wave inverters have odd frequency components. These harmonics cause machine flux to be saturated, thus leading to poor performance of the machine, sometimes even damaging the hardware. Hence, the THD produced by these types of inverters is very large. In order to overcome this problem another control strategy known as Quasi-Square Wave can be employed to significantly reduce the amount of harmonics produced by the inverter.


# 5 GreenPAK Design for PWM based Quasi-Square Wave Implementation

In Quasi-square wave control strategy, a zero output voltage is introduced which can significantly reduce the harmonics present in the conventional square waveform. Major advantages of using a Quasi-square wave inverter include:

- Amplitude of the fundamental component can be controlled (by controlling α)
- Certain harmonic contents can be eliminated (also by controlling α)

Appl	ication	Note	





#### Figure 8: Quasi Square Wave

The amplitude of the fundamental component can be controlled by controlling the value of  $\alpha$ 

$$V_1 = \frac{4V_{dc}}{\pi} \cos \alpha$$

The nth harmonic can be eliminated if its amplitude is made zero. For example, the amplitude of the third harmonic (n=3) is zero when  $\alpha = 30^{\circ}$ 

$$V_1 = \frac{4V_{dc}}{\pi}\cos(3*30) = 0$$

The GreenPAK Design for Implementing the Quasi- Square Wave control strategy is shown in Fig. 9.




Figure 9: GreenPAK Design for Square Wave Control Strategy

The PWM block is used to generate a square waveform with 50 % duty cycle. The zero output voltage is introduced by delaying the voltage appearing across output Pin-15. The P-DLY1 block is configured to detect the rising edge of the waveform. P-DLY1 will periodically detect the rising edge after each period and trigger the DLY-3 block, which produces a delay of 2ms before clocking the VDD across a D-flip flop to enable the Pin-15 output.

#### **Application Note**



#### **Design and Implementation of a Single-phase Inverter**

Pin-15 can cause both SW1 and SW4 to turn on. When this occurs, a positive voltage will appear across the load.

The P-DLY1 rising edge detection mechanism also activates the DLY-7 block, which after 8ms resets the D-flip flop and 0 V appears across the output.

DLY-8 and DLY-9 are also triggered from the same rising edge. DLY-8 produces a delay of 10ms and triggers DLY-3 again, which after 2ms will clock the DFF causing a logical high across the two AND gates.

At this point Out+ from the PWM block becomes 0, since the duty cycle of the block was configured to be 50 %. Out- will appear across Pin-16 causing the SW2 and SW3 to turn on, producing an alternating voltage across the load. After 18ms DLY-9 will reset the DFF and 0V will appear across the Pin-16 and the periodic cycle continues to output an AC signal.

The configuration for different GreenPAK blocks are shown in Figs 10-14.

DCM	P0/PWM0			
DCMP/PWM power register:	Power on	•		
Function selection:	PWM	•		
PD sync to clock:	Off	•		
Clock source:	OSC X CLK	¥		
Clock invert:	Disable	•		
PWM & ADC clock source :	RC OSC	•		
PWM data sync with SPI clock:	Disable	•		
Duty cycle:	0% - 99.6%	•		
PWM deadband time:	10 ns	Ŧ		
Register 0: MTRX SEL: (0:0)	255	÷		
Register 1: MTRX SEL: (0:1)	100	\$		
Register 2: MTRX SEL: (1:0) (22)	0	٢		
Register 3: MTRX SEL: (1:1) (2)		-		
Connections				
IN+ selector:	FSM0 [7:0]	•		
IN- selector:	FSM1 -> Q [7:0]	-		

Figure 10: Configuration Settings for PWM Block



## Design and Implementation of a Single-phase Inverter

14-bit Cl	NT2/DLY2/FSM0		8-bit C	NT4/DLY4/FSM1
Mode:	Counter/FSM	•	Mode:	Counter/FSM 💌
Counter data:	128	\$	Counter data:	124
Output period (typical):	(Range: 1 - 16383) 5.16 ms <u>Forr</u>	<u>nula</u>	Output period (typical):	(Range: 1 - 255) 20 ms <u>Formula</u>
Edge select:	Both	•	Edge select:	Both 💌
Counter value control:	Reset (counter valu	•	Counter value control:	Reset (counter valu 🔻
DFF bypass enable:	None	•	DFF bypass enable:	None 💌
FSM data sync with SPI clock:	Disable	•	FSM data sync with SPI clock:	Disable 💌
Co	nnections		Co	onnections
FSM data:	Counter data	•	FSM data:	Counter data 💌
Clock:	CLK	•	Clock:	CLK /4 👻
Clock source:	RC OSC Freq.		Clock source:	RC OSC Freq. /4
Clock frequency:	25 kHz		Clock frequency:	6.25 kHz

Figure 11: Configuration Settings for FSM0 and FSM1

Mode:

Delay:

Output mode:

Delay and pulse width

VDD (V)

1.8

3.3

5.0



Ŧ

\$

Formula

Ŧ

v

v

v

Ŧ

14-bit CNT3/DLY3

#### **Design and Implementation of a Single-phase Inverter**

Informati

			Mode:	Delay
			Counter data:	48
1	P DLY1		Delay time (typical):	(Range: 1 - 16383) 2.02 ms <u>For</u>
	Rising ed	ige detecto 💌	Edge select:	Both
	1 Cell	•	Counter value control:	None
	Non-dela	ayed 💌	DFF bypass enable:	None
nfe	ormation		Co	onnections
id	th		FSM data:	None
D	elay (ns)	Pulse width (ns)	Clock:	CLK
	30.12	340.2	Clock source:	RC OSC Freq.
	12.27	153.7	Clock	
	8.48	112.66	frequency:	25 kHz

Figure 12: Configuration Settings for PDLY1 and CNT3

8-bit CNT7/DLY7			8-bi	8-bit CNT8/DLY8		
Mode:	Counter	•	Mode:	Counter/PW	/M ramp 🔻	
Counter data:	49	•	Counter data:	62	\$	
Output period (typical):	(Range: 1-25 8 ms	5) <u>Formula</u>	Output period (typical):	(Range: 1 - 10.08 ms	255) <u>Formula</u>	
Edge select:	Both	•	Edge select:	Both	•	
Counter value control:	None	-	Counter value control:	None	•	
DFF bypass enable:	None	-	DFF bypass enable:	None	w	
Co	onnections		Co	onnections		
FSM data:	None	*	FSM data:	None	-	
Clock:	CLK /4	•	Clock:	CLK /4	•	
Clock source:	RC OSC Freq. /	4	Clock source:	RC OSC Free	1. <b>/</b> 4	
Clock frequency:	6.25 kHz		Clock frequency:	6.25 kHz		

#### Figure 13: Configuration Settings for CNT7 and CNT8

#### **Application Note**





14-bit CNT1/DLY1			
Mode:	Counter 💌		
Counter data:	112		
	(Range: 1 - 16383)		
Output period (typical):	18.08 ms Formula		
Edge select:	Both 💌		
Counter value control:	None 💌		
DFF bypass enable:	None 👻		
Connections			
FSM data:	None		
Clock:	CLK /4 💌		
Clock source:	RC OSC Freq. /4		
Clock frequency:	6.25 kHz		

Figure 14: Configuration Settings for CNT1

## 6 Results

12 V DC voltage is supplied from the battery to the inverter. The inverter converts this voltage into an AC waveform. The output from the inverter is fed to a step-up transformer which converts 12 V AC Voltage into 220 V which can be used to drive the AC loads.




Figure 15: Switching Pattern for S1 and S4




Figure 16: Switching Pattern for S2 and S3

**Application Note** 










Figure 17: Output Waveform of Single-phase Inverter






Figure 18: 12V Supply and Hardware Configuration for a Single-phase Inverter










Figure 19: Single-phase Inverter using Dialog GreenPAK CMIC




Figure 20: Complete Hardware of Single-phase Inverter

-		_		
Δn	nlic	atio	n N	ota
	piic	auo		ole

**Revision 1.0** 

18-Feb-2019



## 7 Conclusion

In this application note, we have implemented a Single-Phase Inverter using Square Wave and Quasi Square Wave control strategies using GreenPAK a CMIC. GreenPAK CMICs act as a convenient substitute of Micro Controllers and analog circuitry that is conventionally used to implement a Single-phase inverter. Furthermore, GreenPAK CMICs have potential in the design of Three Phase Inverters.



# **Revision History**

Revision	Date	Description
1.0	18-Feb-2019	Initial Version

**Application Note** 

**Revision 1.0** 

18-Feb-2019



#### **Status Definitions**

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

#### Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2019 Dialog Semiconductor. All rights reserved.

## **Contacting Dialog Semiconductor**

United Kingdom (Headquarters) Dialog Semiconductor (UK) LTD Phone: +44 1793 757700

Cermany

Dialog Semiconductor GmbH Phone: +49 7021 805-0

The Netherlands Dialog Semiconductor B.V. Phone: +31 73 640 8822

Email: enquiry@diasemi.com

#### North America

Dialog Semiconductor Inc. Phone: +1 408 845 8500

#### Japan

Dialog Semiconductor K. K. Phone: +81 3 5769 5100

#### Taiwan

Dialog Semiconductor Taiwan Phone: +886 281 786 222 Web site:

www.dialog-semiconductor.com

#### Hong Kong

Dialog Semiconductor Hong Kong Phone: +852 2607 4271

Korea Dialog Semiconductor Korea Phone: +82 2 3469 8200

#### China (Shenzhen)

Dialog Semiconductor China Phone: +86 755 2981 3669

China (Shanghai) Dialog Semiconductor China Phone: +86 21 5424 9058

#### **Application Note**

#### Revision 1.0

#### 18-Feb-2019