

Application Note Tracking ADC

AN-CM-309

Abstract

This application note describes the implementation of a simple tracking ADC based on digital rheostats of the SLG47004. No external components and no special tuning procedure are required for the proposed ADC structure. Also, the circuit has much better PSRR and temperature drift than a capacitor based counter type ADC.

The proposed ADC can be used for monitoring slow-changing signals like temperature, battery voltage, and others.

This application note comes complete with design files which can be found in the References section.



Tracking ADC

Contents

Ab	stract		1
Co	ntent	S	2
Fig	jures.		2
Ta	bles		3
1	Term	is and Definitions	4
2	Refe	rences	4
3	Intro	duction	5
4	Trac	king ADC Principle	5
5	Inter	nal Blocks Configuration	7
	5.1	Chopper ACMP Configuration	7
	5.2	Oscillators Configurations	8
	5.3	Digital Rheostats Configurations	8
	5.4	LUTs Configurations	9
	5.5	DFFs Configurations	9
	5.6	Filter/Edge Detector Configuration	10
	5.7	Vref0 Configuration	10
	5.8	IO Pins Configurations	10
	5.9	I ² C Macrocell Configuration	11
6	Desi	gn Verification Using Software Simulation and Hardware Prototype	
7	Αςςι	iracy and Timing Characteristics	
8	Cond	clusions	14
Re	visior) History	

Figures

Figure 1: Basic Structure and Operation Principle of the Tracking ADC Figure 2: Internal Design of the Tracking ADC Based on SLG47004	
Figure 3: Project Design in GreenPAK Designer Software	
Figure 4: Chopper ACMP Configuration	7
Figure 5: Oscillators Configurations	8
Figure 6: Digital Rheostats Configurations	
Figure 7: LUTs Configurations	9
Figure 8: DFFs Configurations	
Figure 9: Filter/Edge Detector Configuration1	
Figure 10: ACMP0L and Vref0 Configurations 1	0
Figure 11: IO Pins Configurations 1	0
Figure 12: Software Simulation of ADC Operation with Disabled Auto-Reload Feature 1	
Figure 13: Waveforms of ADC Operation with Disabled Auto-Reload Feature 1	
Figure 14: Waveforms of ADC Operation with Enabled Auto-Reload Feature 1	

Application Note

Tracking ADC



Tables

Table 1: The Comparison of Tracking ADC and Capacitor Based (Wilkinson) ADC 14



1 Terms and Definitions

ACMP	Analog comparator
ADC	Analog to digital converter
DAC	Digital to analog converter
IC	Integrated circuit
OpAmp	Operational amplifier

2 References

For related documents and software, please visit:

https://www.dialog-semiconductor.com/advanced-analog-products

Download our free GreenPAK Designer software [1] to open the .gp files [2] and view the proposed circuit design. Use the GreenPAK development tools [3] to freeze the design into your own customized IC in a matter of minutes. Dialog Semiconductor provides a complete library of application notes [4] featuring design examples as well as explanations of features and blocks within the Dialog IC.

- [1] GreenPAK Designer Software, Software Download and User Guide, Dialog Semiconductor
- [2] AN-CM-309 Tracking ADC.gp, GreenPAK Design File, Dialog Semiconductor
- [3] GreenPAK Development Tools, GreenPAK Development Tools Webpage, Dialog Semiconductor
- [4] GreenPAK Application Notes, GreenPAK Application Notes Webpage, Dialog Semiconductor
- [5] SLG47004, Datasheet, Dialog Semiconductor



3 Introduction

The growing development of digital ICs like microcontrollers, microprocessors, FPGA, and others, allows using complex digital processing techniques instead of analog signal conditioning. This tendency made ADC a widely used component of mixed-signal circuits.

There are a lot of types of ADC: successive-approximation ADC, sigma-delta ADC, direct-conversion ADC, capacitor charge/discharge based ADC, ADC with voltage-to-frequency converters, and others. All these ADC types have different accuracy, frequency, and cost characteristics. The proposed structure of ADC is the tracking ADC.

4 Tracking ADC Principle

The main components of the tracking ADC are:

- DAC. Current project uses buffered voltage reference output and digital potentiometer as DAC.
- ACMP.
- Counter with Up/Down control input. In the SLG47004 this counter is embedded into the digital rheostats macrocells.

The operation principle of the tracking ADC is shown in Figure 1. When conversion starts, the counter begins to change the resistance of digital potentiometer depending on the level at Up/Down input. At each (Oscillator) step the voltage at the inverting input of ACMP increases (or decreases). The conversion ends when ACMP changes its output. After the end of the conversion it's possible to calculate sampled input voltage:

$$Vin = \frac{Vref}{Ntaps} \cdot N,$$

where Vin – input voltage at inverting input of ACMP; Vref – reference voltage; Ntaps – maximum number of potentiometer taps; N – the value of counter after the end of conversion.

•




Figure 1: Basic Structure and Operation Principle of the Tracking ADC

Figure 2 shows the internal design of the tracking ADC based on the SLG47004.

Pulse at "Start Conversion" input begins conversion process. There are two options for initial rheostats value:

- If "Auto-Reload" input is floating, every new conversion starts from the rheostats default value of 512. This default value corresponds to Vref/2 voltage at dividers output.
- If "Auto-Reload" input is connected to ground, every new conversion starts from the previous rheostat value. This option can speed up the conversion time for slow-changing processes.

Application Note

Revision 1.0

03-Nov-2020



Tracking ADC

The stop condition occurs when ACMP changes its input from Low to High the 3rd time.

The User can hold a logic level High at "Start Conversion" input to track input voltage level. In this case the rheostat will keep on switching and changing Vref voltage near Vin voltage level. Note that "In Progress/Done" output will change its level to logic Low after ACMP changes its input from Low to High the 3rd time, even if logic level High is being kept at the "Start Conversion" input.




Figure 2: Internal Design of the Tracking ADC Based on SLG47004



Tracking ADC

5 Internal Blocks Configuration

Figure 3 shows the design of the project in GreenPAK Designer Software.




Figure 3: Project Design in GreenPAK Designer Software

5.1 Chopper ACMP Configuration

Chopper ACMP							
OUT polarity:	Non-inverted (OU) 👻						
IN- Vref source:	HD buffer 🔻						
Auto-Trim Channel:	Channel0 🔻						
Auto-Trim:	Disable 🔻						
Channel 0							
IN+ CH0 source:	Ext. Vref (PIN 15 (G 🔻						
IN- CH0 source:	Ext. Vref (PIN 18 (G 💌						
CH0 clock:	OSC0 👻						
Channel 1							
IN+ CH1 source:	InAmp OUT 🔹						
IN- CH1 source:	Ext. Vref (PIN 18 (G 🔻						
CH1 clock:	Ext. Clk. (From mat 🔻						

Figure 4: Chopper ACMP Configuration

Application Note

Revision 1.0

5.2 Oscillators Configurations

	OSC0			OSC1	
Control pin mode: OSC power mode:	Force on Auto Power On	•	Control pin mode: OSC power mode:	Power down Auto Power On	•
Clock selector:	OSC	•	Clock selector:	OSC	•
'OSC0' frequency:	2.048 kHz	-	'OSC1' frequency:	2.048 MHz	-
'CLK' predivider by:	1	•	'CLK' predivider by:	1	•
'OUT0' second divider by: 'OUT1' second divider by:	1	•	'OUT0' second divider by: 'OUT1' second divider by:	1	•

Figure 5: Oscillators Configurations

5.3 Digital Rheostats Configurations

Digital	Rheostat0	Digital Rheostat1					
Mode:	None	Ŧ	Mode:	Potentiometer	•		
Charge Pump Enable:	Always On	•	Charge Pump Enable:	Always On	•		
Charge Pump Clock: ⁽⁷⁾	LPBG chopper OS(•	Charge Pump Clock: ⁽⁷⁾	LPBG chopper OS(•		
Auto-Trim:	Disable	•	Auto-Trim:	Disable	-		
Active level for UP/DOWN:	Up when LOW	-	Active level for UP/DOWN:	Up when HIGH	Ŧ		
Resistance (initial	511	\$	Resistance (initial	512	÷		
data):	(Range: 0 - 1023)		data):	(Range: 0 - 1023)			
Con	nections	Con	nections				
UP/DOWN source:	Ext. (From matrix)	•	UP/DOWN source:	Ext. (From matrix)	Ŧ		
Clock:	Ext. Clk. (From mat	•	Clock:	Ext. Clk. (From mat	*		

Figure 6: Digital Rheostats Configurations



5.4 LUTs Configurations

2-bit LUT0/DFF/LATCH0			2-bit LUT1/DFF/LATCH1					2-bit LUT2/DFF/LATCH2				2-bit LUT3/PGEN							
Гуре:		LUT		•	Type:		LUT		•	Type:		LUT		•	Type:		LUT		
IN3	IN2	IN1	INO	OUT	IN3	IN2	IN1	INO	OUT	IN3	IN2	IN1	IN0	OUT	IN3	IN2	IN1	INO	OUT
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1	0	0	0	0	1	1	0	0	0	1	1
0	0	1	0	0	0	0	1	0	0	0	0	1	0	1	0	0	1	0	1
0	0	1	1	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1	1
0	1	0	0	0	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0
0	1	0	1	0	0	1	0	1	0	0	1	0	1	0	0	1	0	1	0
0	1	1	0	0	0	1	1	0	0	0	1	1	0	0	0	1	1	0	0
0	1	1	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1	1	0
1	0	0	0	0	1	0	0	0	0	1	0	0	0	0	1	0	0	0	0
1	0	0	1	0	1	0	0	1	0	1	0	0	1	0	1	0	0	1	0
1	0	1	0	0	1	0	1	0	0	1	0	1	0	0	1	0	1	0	0
1	0	1	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1	0
1	1	0	0	0	1	1	0	0	0	1	1	0	0	0	1	1	0	0	0
1	1	0	1	0	1	1	0	1	0	1	1	0	1	0	1	1	0	1	0
1	1	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1	1	0	0
1	1	1	1	0	1	1	1	1	0	1	1	1	1	0	1	1	1	1	0
Standar	d gates		A	I to 0	Standar	d gates		A	ll to 0	Standar	d gates			I to 0	Standard	d gates			ll to 0
AND		•	A	I to 1	AND		•	A	l to 1	OR		•	A	I to 1	OR		•	A	ll to 1
Re	gular sha	ape	I	nvert	Re	gular sha	ape	I	nvert	Re	gular sha	ape	I	nvert	Reg	gular sha	ape		nvert

Figure 7: LUTs Configurations

5.5 DFFs Configurations

3-	bit LUT	0/DFF/LATCH	13	3	-bit LUT1	I/DFF/LATCI	14	3-	3-bit LUT2/DFF/LATCH5				
Туре:		DFF / LATCH	•	Type:		DFF / LATCH	•	Туре:		DFF / LATCH	•		
Mode:		DFF	•	Mode:		DFF	•	Mode:		DFF			
Second Q	select:	Q of first DF	F	Second Q	select:	None	-	Second Q	select:	None	-		
nSET/nRESET nRESET *		nSET/nRE option:	SET	nRESET 👻		nSET/nRES option:	SET	nSET 🔻					
Initial pola	rity:	High	-	Initial pol	arity:	Low	-	Initial pola	rity:	High -			
Q output polarity:		Inverted (nQ	-	Q output polarity:			v -	Q output polarity:		Inverted (nQ)			
Active leve RST/SET:	el for	Low level	•	Active lev RST/SET:	Active level for RST/SET:		•	Active leve RST/SET:	Active level for RST/SET: Low level		•		
Information				Info	rmation			Info	rmation				
Normal ope	Normal operation				eration			Normal ope	ration				
D	CLK	Q(t)	nQ(t)	D	CLK	Q(t)	nQ(t)	D	CLK	Q(t)	nQ(t)		
0	t	0	1	0	t	0	1	0	t	0	1		
0	Ţ	t - 1	t - 1	0	4	t - 1	t - 1	0	4	t - 1	t-1		
1	t	1	0	1	t	1	0	1	t	1	0		
1	Ļ	t - 1	t - 1	1	Ļ	t - 1	t - 1	1	Ļ	t - 1	t-1		
	t - 1 - previous state; nRESET = 0 => Q = 0; nQ = 1; nRESET = 1 => normal operation; nSET = 0 => Q = 1; nQ = 0; nSET = 1 => normal operation;				t - 1 - previous state; nRESET = 0 => Q = 0; nQ = 1; nRESET = 1 => normal operation; nSET = 0 => Q = 1; nQ = 0; nSET = 1 => normal operation;				=> norn	, 0; nQ = 1; nal operatio	n;		
nRESET = 1 nSET = 0 =	> Q = 1;	nQ = 0;	,					nSET = 0 = nSET = 1 =		nQ = 0; operation;			

Application Note

Revision 1.0



5.6 Filter/Edge Detector Configuration

FILTER/EDGE DET						
Туре:	EDGE DET 💌					
Mode:	Rising edge detec 🔻					
Output polarity:	Non-inverted (OU					

Figure 9: Filter/Edge Detector Configuration

5.7 Vref0 Configuration

To configure the Vref0 macrocell, the ACMP0L should also be configured.

A	CMPOL		VREF0	
Hysteresis:	0 mV		Power down source:	From matrix
IN+ gain:	Disable	•	Power down register:	Disable 💌
Input LPF:	Disable	•	Force bandgap on:	Enable 💌
Vref LPF: (?)	Disable	-		
Low power start up:	Disable	-	Source selector:	A CMPOL reference 🔻
		_	Сог	nnections
Sampling mode:	Disable	*	Output:	PIN 12 (GPIO0) -
Vrefs source selection:	2.048 V	•	output	PIN 12 (GPIOU)
Cor	nnections			
IN+ source:	OpAmp0 Out	•		
IN- Low to High source:	2048 mV	•		
IN- High to Low source:	2048 mV	•		
Inf	ormation			
Typical ACMP thres	holds]	
V_IH (mV)	V_IL (mV)			
2048	2048			

Figure 10: ACMP0L and Vref0 Configurations

5.8 IO Pins Configurations

PIN	12 (GPIO0)	PIN	16 (GPIO2)	PIN	19 (GPIO5)	PIN 20 (GPIO6)		
I/O selection:	Analog input/out; 🔻	I/O selection:	Digital input 💌	I/O selection:	Digital output 🔻	I/O selection:	Digital input 🔹	
Input mode: OE = 0 Output mode:	Analog input/out; 💌	Input mode: OE = 0 Output mode:	Digital in without 💌	Input mode: OE = 0 Output mode:	None 👻	Input mode: OE = 0 Output mode:	Digital in without 🔻	
OE = 1	Analog input/out; 👻	OE = 1	None	OE = 1	1x push pull 🔻	OE = 1	None	
Resistor:	Floating -	Resistor:	Floating -	Resistor:	Floating 👻	Resistor:	Pull Up 👻	
Resistor value:	Floating 👻	Resistor value:	Floating 💌	Resistor value:	Floating 💌	Resistor value:	100К 💌	

Figure 11: IO Pins Configurations

Revision 1.0

03-Nov-2020

Application Note



5.9 I²C Macrocell Configuration

I²C Macrocell uses default settings.

6 Design Verification Using Software Simulation and Hardware Prototype

Figure 12 shows the results of software simulation of the tracking ADC with disabled auto-reload feature. It can be seen that after a start pulse, the clock signals come to the digital potentiometer. At each clock the potentiometer changes the wiper position (the 3rd common terminal) and the reference voltage approaches the input voltage. When the reference voltage at wiper terminal becomes equal to the input voltage, the ACMP changes its level. After the 3rd rising edge of the ACMP signal the process ends. The same process is demonstrated in Figure 13.

If auto-reload feature is disabled, the process begins from the current potentiometer state. But if auto-reload feature is enabled, the digital potentiometer starts counting from the default value defined by the User. The operation of the tracking ADC with enabled auto-reload feature is shown in Figure 14.




Figure 12: Software Simulation of ADC Operation with Disabled Auto-Reload Feature

Revision 1.0



Tracking ADC




Figure 13: Waveforms of ADC Operation with Disabled Auto-Reload Feature




Figure 14: Waveforms of ADC Operation with Enabled Auto-Reload Feature

Application Note Revision 1.0 03-Nov-2020



7 Accuracy and Timing Characteristics

The most essential error sources of ADC are non-linearity (DNL and INL), gain error, and offset error. The output voltage considering errors caused by the rheostats DNL and INL can be estimated using formula (1). The digital rheostats of the SLG47004 have DNL and INL = ± 1 LSB (max).

$$Vout = \frac{Vref}{\frac{R_{RH} \pm \frac{1LSB_{INL}}{1024}R \pm \frac{2LSB_{DNL}}{1024}R} \cdot \frac{R_{RH}}{1024} \cdot \left(N \pm 1LSB_{DNL} \pm \frac{1LSB_{INL}}{1024-N}\right),$$
(1)

where Vout – output voltage; Vref – reference voltage of divider; R_{RH} – maximum rheostat resistance; N – number of bits that corresponds to sampled voltage.

According to formula (1), the maximum error caused by the rheostats DNL and INL is ~2LSB. The next DC error source is the input offset voltage of the comparator. In the case of 2.048 V voltage reference of divider:

$$V_{offsetLSB} = V_{offsetACMP} \frac{1024}{2.048}$$

where $V_{offsetLSB}$ and $V_{offsetACMP}$ – comparator offset in LSB and in volts.

In the case of Chopper ACMP $V_{offsetLSB} = 0.15$ LSB (0.3 mV maximal offset).

The absolute value of Vref is another additional error source. The Vref with accuracy of ± 1 % causes a gain error of 10 LSB. Eventually, full-scale error is **12.15 LSB max**.

Note that both gain and offset errors can be easily compensated by software, unlike DNL and INL errors.

Temperature drift of the system depends mainly on the temperature drift of internal Vref. It is equal to 40μ V/°C. It should be noted that the temperature change doesn't affect the potentiometer ratio.

Maximum time of the conversion depends on the maximum allowed switching frequency of rheostats. The switching frequency of the rheostats is 1 kHz max in regular mode. Maximum time of the conversion: $T_{Conv} = \frac{1}{f_{max}}(512 + 5) = 0.517$ s or ~2Hz



8 Conclusions

This application note describes the design of a simple tracking ADC based on the unique analog blocks within the SLG47004. Another popular type of ADC for the devices that don't have dedicated embedded ADC is the capacitor based or the Wilkinson ADC. The main principle of that ADC is the measurement of the time of an external capacitor charging (discharging). The comparison of these two ADC types can be found in Table 1.

		• · • •	
Table 1: The Comparison	n of Tracking ADC and	Capacitor Based	(Wilkinson) ADC

Parameter	Tracking ADC	Capacitor Based ADC
External components	-	One capacitor
The full-scale error without calibration, % of full range	1.2 % (max)	 >10 % for mainstream capacitors >1 % for best in class ceramic capacitors
Temperature drift, ppm	20 ppm/°C	From 30 ppm/°C to 2500 ppm/°C for ceramic capacitors
Sample time, ms	517 (max)	>7 (limited by the ACMP propagation error)

The data from Table 1 shows that the tracking ADC has much better accuracy performance while the Wilkinson is much faster.



Revision History

Revision	Date	Description
1.0	03-Nov-2020	Initial Version



Status Definitions

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and the design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's Standard Terms and Conditions of Sale, available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.

© 2020 Dialog Semiconductor. All rights reserved.

Contacting Dialog Semiconductor

United Kingdom (Headquarters) Dialog Semiconductor (UK) LTD

Phone: +44 1793 757700 Germany

Dialog Semiconductor GmbH Phone: +49 7021 805-0

The Netherlands Dialog Semiconductor B.V. Phone: +31 73 640 8822 Email:

enquiry@diasemi.com

North America

Dialog Semiconductor Inc. Phone: +1 408 845 8500

Japan

Dialog Semiconductor K. K. Phone: +81 3 5769 5100

Taiwan

Dialog Semiconductor Taiwan Phone: +886 281 786 222 Web site: www.dialog-semiconductor.com

Hong Kong

Dialog Semiconductor Hong Kong Phone: +852 2607 4271

Korea Dialog Semiconductor Korea Phone: +82 2 3469 8200

China (Shenzhen)

Dialog Semiconductor China Phone: +86 755 2981 3669

China (Shanghai) Dialog Semiconductor China Phone: +86 21 5424 9058

Application Note

Revision 1.0

03-Nov-2020