

General Description

Dialog SLG4X42522-A is a low power and small form device. The SoC is housed in a 6.5mm x 6.4mm TSSOP package which is optimal for using with small devices.


Features

- Low Power Consumption
- Pb - Free / RoHS Compliant
- Halogen - Free
- TSSOP - 20 Package

Output Summary

5 Outputs - Open Drain NMOS 1X
2 Outputs - Push Pull 1X

Pin Configuration




**TSSOP-20
(Top View)**

Pin name


| Pin # | Pin name | Pin # | Pin name |
|-------|----------|-------|-----------|
| 1 | VDD | 11 | GND |
| 2 | NC | 12 | SENSE4L |
| 3 | RESET1 | 13 | SENSE2 |
| 4 | SENSE4H | 14 | Data |
| 5 | MR | 15 | Clock |
| 6 | SENSE1 | 16 | FAULT |
| 7 | WDI | 17 | FAULT_IND |
| 8 | SENSE3 | 18 | RESET2 |
| 9 | WDO | 19 | NC |
| 10 | RESET4 | 20 | RESET3 |

Block Diagram

Matrix0



Matrix 1



Pin Configuration

| Pin # | Pin Name | Type | Pin Description | Internal Resistor |
|-------|-----------|---------------------|---------------------------------------|-------------------|
| 1 | VDD | PWR | Supply Voltage | -- |
| 2 | NC | -- | Keep Floating or Connect to GND | -- |
| 3 | RESET1 | Digital Output | Open Drain NMOS 1X | floating |
| 4 | SENSE4H | Analog Input/Output | Analog Input/Output | floating |
| 5 | MR | Digital Input | Digital Input without Schmitt trigger | floating |
| 6 | SENSE1 | Analog Input/Output | Analog Input/Output | floating |
| 7 | WDI | Digital Input | Digital Input without Schmitt trigger | floating |
| 8 | SENSE3 | Analog Input/Output | Analog Input/Output | floating |
| 9 | WDO | Digital Output | Open Drain NMOS 1X | floating |
| 10 | RESET4 | Digital Output | Open Drain NMOS 1X | floating |
| 11 | GND | GND | Ground | -- |
| 12 | SENSE4L | Analog Input/Output | Analog Input/Output | floating |
| 13 | SENSE2 | Analog Input/Output | Analog Input/Output | floating |
| 14 | Data | Digital Input | Digital Input without Schmitt trigger | floating |
| 15 | Clock | Digital Input | Digital Input without Schmitt trigger | floating |
| 16 | FAULT | Digital Output | Push Pull 1X | floating |
| 17 | FAULT_IND | Digital Output | Push Pull 1X | floating |
| 18 | RESET2 | Digital Output | Open Drain NMOS 1X | floating |
| 19 | NC | -- | Keep Floating or Connect to GND | -- |
| 20 | RESET3 | Digital Output | Open Drain NMOS 1X | floating |

Ordering Information

| Part Number | Package Type |
|-----------------|---|
| SLG4X42522-AG | 20-pin TSSOP |
| SLG4X42522-AGTR | 20-pin TSSOP - Tape and Reel (4k units) |

Absolute Maximum Conditions

| Parameter | | Min. | Max. | Unit |
|---|-----------------------|------------|------------|------|
| Supply Voltage on VDD relative to GND | | -0.5 | 7 | V |
| DC Input Voltage | | GND - 0.5V | VDD + 0.5V | V |
| PGA Input voltage | Single-ended | -- | 1.98/G | V |
| Maximum Average or DC Current (Through pin) | Push-Pull 1x | -- | 10 | mA |
| | OD 1x | -- | 14 | |
| Current at Input Pin | | -1.0 | 1.0 | mA |
| ACMP Input Leakage | V _{in} = 0 V | -- | 0.29 | nA |
| | V _{in} = VDD | -- | 0.92 | |
| PGA Input Leakage | V _{in} = 0 V | -- | 0.13 | nA |
| | V _{in} = VDD | -- | 0.49 | |
| Logic Input without Schmitt Trigger(Floating) Leakage | V _{in} = 0 V | -- | 0.39 | nA |
| | V _{in} = VDD | -- | 142.92 | |
| Storage Temperature Range | | -65 | 150 | °C |
| Junction Temperature | | -- | 150 | °C |
| ESD Protection (Human Body Model) | | 2000 | -- | V |
| ESD Protection (Charged Device Model) | | 500 | -- | V |
| Moisture Sensitivity Level | | 1 | | |

Electrical Characteristics

| Symbol | Parameter | Condition/Note | Min. | Typ. | Max. | Unit |
|------------------|---|--------------------------------------|-------|-------|-------|------|
| V _{DD} | Supply Voltage | | 1.71 | 3.3 | 3.6 | V |
| T _A | Operating Temperature | | -40 | 25 | 105 | °C |
| I _Q | Quiescent Current | Static inputs and floating outputs | -- | 200 | -- | μA |
| C _{VDD} | Capacitor Value at VDD | | -- | 0.1 | -- | μF |
| C _{IN} | Input Capacitance | | -- | 4 | -- | pF |
| V _O | Maximal Voltage Applied to any PIN in High-Impedance State | | -- | -- | VDD | V |
| I _{VDD} | Maximum Average or DC Current Through VDD Pin (Per chip side, see Note 2) | T _J = 85°C | -- | -- | 45 | mA |
| | | T _J = 110°C | -- | -- | 21 | mA |
| I _{GND} | Maximum Average or DC Current Through GND Pin (Per chip side, see Note 2) | T _J = 85°C | -- | -- | 69 | mA |
| | | T _J = 110°C | -- | -- | 33 | mA |
| V _{IH} | HIGH-Level Input Voltage | Logic Input at VDD=1.8V | 1.087 | -- | VDD | V |
| | | Logic Input at VDD=3.3V | 1.949 | -- | VDD | V |
| V _{IL} | LOW-Level Input Voltage | Logic Input at VDD=1.8V | 0 | -- | 0.759 | V |
| | | Logic Input at VDD=3.3V | 0 | -- | 1.286 | V |
| V _{OH} | HIGH-Level Output Voltage | Push-Pull 1X, IOH=100μA at VDD=1.8V | 1.680 | 1.788 | -- | V |
| | | Push-Pull 1X, IOH=3mA at VDD=3.3V | 2.713 | 3.095 | -- | V |
| V _{OL} | LOW-Level Output Voltage | Push-Pull 1X, IOH=100μA, at VDD=1.8V | -- | 0.010 | 0.015 | V |


| | | | | | | |
|-------------|--|---|-------|--------|-------|---------------|
| | | Push-Pull 1X, $I_{OL}=3\text{mA}$, at $V_{DD}=3.3\text{V}$ | -- | 0.148 | 0.228 | V |
| | | Open Drain NMOS 1X, $I_{OL}=100\mu\text{A}$, at $V_{DD}=1.8\text{V}$ | -- | 0.007 | 0.010 | V |
| | | Open Drain NMOS 1X, $I_{OL}=3\text{mA}$, at $V_{DD}=3.3\text{V}$ | -- | 0.080 | 0.147 | V |
| I_{OH} | HIGH-Level Output Current (see Note 1) | Push-Pull 1X, $V_{OH}=V_{DD}-0.2\text{V}$ at $V_{DD}=1.8\text{V}$ | 1.027 | 1.703 | -- | mA |
| | | Push-Pull 1X, $V_{OH}=2.4\text{V}$ at $V_{DD}=3.3\text{V}$ | 5.608 | 10.774 | -- | mA |
| I_{OL} | LOW-Level Output Current (see Note 1) | Push-Pull 1X, $V_{OL}=0.15\text{V}$, at $V_{DD}=1.8\text{V}$ | 0.917 | 1.660 | -- | mA |
| | | Push-Pull 1X, $V_{OL}=0.4\text{V}$, at $V_{DD}=3.3\text{V}$ | 4.875 | 7.795 | -- | mA |
| | | Open Drain NMOS 1X, $V_{OL}=0.15\text{V}$, at $V_{DD}=1.8\text{V}$ | 1.375 | 2.534 | -- | mA |
| | | Open Drain NMOS 1X, $V_{OL}=0.4\text{V}$, at $V_{DD}=3.3\text{V}$ | 7.313 | 12.370 | -- | mA |
| T_{DLY2} | Delay2 Time | At temperature 25°C | 518 | 621 | 725 | ms |
| | | At temperature $-40 +105^{\circ}\text{C}$ | 381 | 670 | 960 | |
| T_{DLY5} | Delay5 Time | At temperature 25°C | 816 | 1002 | 1188 | μs |
| | | At temperature $-40 +105^{\circ}\text{C}$ | 600 | 1087 | 1574 | |
| T_{DLY6} | Delay6 Time | At temperature 25°C | 816 | 1002 | 1188 | μs |
| | | At temperature $-40 +105^{\circ}\text{C}$ | 600 | 1087 | 1574 | |
| T_{DLY7} | Delay7 Time | At temperature 25°C | 816 | 1002 | 1188 | μs |
| | | At temperature $-40 +105^{\circ}\text{C}$ | 600 | 1087 | 1574 | |
| T_{DLY8} | Delay8 Time | At temperature 25°C | 816 | 1002 | 1188 | μs |
| | | At temperature $-40 +105^{\circ}\text{C}$ | 600 | 1087 | 1574 | |
| V_{ACMP0} | Analog Comparator0 Threshold Voltage | Low to High transition, at temperature 25°C | 891 | 900 | 914 | mV |
| | | Low to High transition, at temperature $-40 +105^{\circ}\text{C}$ | 888 | 900 | 917 | mV |
| | | High to Low transition, at temperature 25°C | 890 | 900 | 914 | mV |
| | | High to Low transition, at temperature $-40 +105^{\circ}\text{C}$ | 887 | 900 | 915 | mV |
| V_{ACMP1} | Analog Comparator1 Threshold Voltage | Low to High transition, at temperature 25°C | 791 | 800 | 813 | mV |
| | | Low to High transition, at temperature $-40 +105^{\circ}\text{C}$ | 789 | 800 | 816 | mV |
| | | High to Low transition, at temperature 25°C | 790 | 800 | 813 | mV |
| | | High to Low transition, at temperature $-40 +105^{\circ}\text{C}$ | 788 | 800 | 814 | mV |
| V_{ACMP2} | Analog Comparator2 Threshold Voltage | Low to High transition, at temperature 25°C | 791 | 800 | 813 | mV |
| | | Low to High transition, at temperature $-40 +105^{\circ}\text{C}$ | 789 | 800 | 816 | mV |
| | | High to Low transition, at temperature 25°C | 790 | 800 | 813 | mV |
| | | High to Low transition, at temperature $-40 +105^{\circ}\text{C}$ | 788 | 800 | 814 | mV |

| | | | | | | |
|---------------------------------|--------------------------------------|---|-------|-------|-------|----|
| V _{ACMP3} | Analog Comparator3 Threshold Voltage | Low to High transition, at temperature 25°C | 891 | 900 | 914 | mV |
| | | Low to High transition, at temperature -40 +105°C | 888 | 900 | 917 | mV |
| | | High to Low transition, at temperature 25°C | 890 | 900 | 914 | mV |
| | | High to Low transition, at temperature -40 +105°C | 887 | 900 | 915 | mV |
| V _{ACMP4} | Analog Comparator4 Threshold Voltage | Low to High transition, at temperature 25°C | 791 | 800 | 813 | mV |
| | | Low to High transition, at temperature -40 +105°C | 789 | 800 | 816 | mV |
| | | High to Low transition, at temperature 25°C | 790 | 800 | 813 | mV |
| | | High to Low transition, at temperature -40 +105°C | 788 | 800 | 814 | mV |
| V _{ACMP5} | Analog Comparator5 Threshold Voltage | Low to High transition, at temperature 25°C | 891 | 900 | 914 | mV |
| | | Low to High transition, at temperature -40 +105°C | 888 | 900 | 917 | mV |
| | | High to Low transition, at temperature 25°C | 890 | 900 | 914 | mV |
| | | High to Low transition, at temperature -40 +105°C | 887 | 900 | 915 | mV |
| V _{DCMP0} | DCMP0 Threshold Voltage | Low to High transition | -- | -- | 819 | mV |
| | | High to Low transition | 782 | -- | -- | |
| V _{DCMP2} | DCMP2 Threshold Voltage | Low to High transition | -- | -- | 917 | mV |
| | | High to Low transition | 884 | -- | -- | |
| T _{SU} | Startup Time (see Note 3) | From V _{DD} rising past P _{ON} _{THR} | 0.660 | 1.4 | 3.740 | ms |
| P _{ON} _{THR} | Power On Threshold | V _{DD} Level Required to Start Up the Chip | 0.953 | 1.462 | 1.707 | V |
| P _{OFF} _{THR} | Power Off Threshold | V _{DD} Level Required to Switch Off the Chip | 0.935 | 1.103 | 1.281 | V |

Note:

- DC or average current through any pin should not exceed value given in Absolute Maximum Conditions.
- The GreenPAK's power rails are divided in two sides. Pins 2, 3, 4, 5, 6, 7, 8, 9 and 10 are connected to one side, pins 12, 13, 14, 15, 16, 17, 18, 19 and 20 to another.
- V_{DD} ramp rising speed must be less than 0.6 V/μs after power on. Violating this specification may cause chip to restart.


Typical Application Circuit




Functionality Waveforms

Channel 1 (yellow/top line) – PIN#6 (SENSE1)
 D0 – PIN#5 (MR)
 D1 – PIN#7 (WDI)
 D2 – PIN#3 (RESET1) with external 5kΩ pull up resistor
 D3 – PIN#9 (WDO) with external 5kΩ pull up resistor

1. RESET1 functionality




2. WDO functionality




Channel 1 (yellow/top line) – PIN#4 (SENSE4H)
 Channel 2 (light blue/2nd line) – PIN#12 (SENSE4L)
 D0 – PIN#10 (RESET4) with external 5kΩ pull up resistor

3. RESET4 functionality




Channel 1 (yellow/top line) – PIN#13 (SENSE2)
D0 – PIN#18 (RESET2) with external 5kΩ pull up resistor

4. RESET2 functionality




Channel 1 (yellow/top line) – PIN#8 (SENSE3)
D0 – PIN#20 (RESET3) with external 5kΩ pull up resistor

5. RESET3 functionality




D0 – PIN#15 (Clock)
D1 – PIN#14 (Data)
D2 – PIN#17 (FAULT_IND)
D3 – PIN#16 (FAULT)

6. FAULT_IND and FAULT functionality



Package Top Marking




| Datasheet Revision | Programming Code Number | Lock Status | Checksum | Part Code | Revision | Date |
|--------------------|-------------------------|-------------|------------|-----------|----------|------------|
| 0.10 | 001 | U | 0x2FB67D3E | | | 08/15/2019 |


The IC security bit is locked/set for code security for production unless otherwise specified. Revision number is not changed for bit locking.

Package Drawing and Dimensions


TSSOP 20L 173 MIL Green Package




Marking View



Side View



Side View



Unit: mm

| Symbol | Min | Nom. | Max | Symbol | Min | Nom. | Max |
|--------|----------|------|------|--------|----------|------|------|
| A | - | - | 1.20 | D | 6.40 | 6.50 | 6.60 |
| A1 | 0.05 | - | 0.15 | E1 | 4.30 | 4.40 | 4.50 |
| A2 | 0.80 | 0.90 | 1.05 | E | 6.40 BSC | | |
| b | 0.19 | - | 0.30 | L | 0.50 | 0.60 | 0.75 |
| C | 0.09 | - | 0.20 | L1 | 1.00 REF | | |
| e | 0.65 BSC | | | S | 0.20 | - | - |
| | | | | θ | 0° | - | 8° |

NOTES:


1. JEDEC OUTLINE:
STANDARD : MO-153 AC REV.F
THERMALLY ENHANCED : MO-153 ACT REV.F
2. DIMENSION 'D' DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
3. DIMENSION 'E1' DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
4. DIMENSION 'b' DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 'b' DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07 MM.
5. DIMENSIONS 'D' AND 'E1' TO BE DETERMINED AT DATUM PLANE H

Tape and Reel Specification

| Package Type | # of Pins | Nominal Package Size [mm] | Max Units | | Reel & Hub Size [mm] | Leader (min) | | Trailer (min) | | Tape Width [mm] | Part Pitch [mm] |
|---------------------------------|-----------|---------------------------|-----------|---------|----------------------|--------------|-------------|---------------|---------------------------------|-----------------|-----------------|
| | | | per Reel | per Box | | Pockets | Length [mm] | Pockets | Length [mm] | | |
| TSSOP 20L 173 MIL Green Package | 20 | 6.5 x 6.4 | 4000 | 4000 | 330 / 100 | 42 | 336 | 42 | TSSOP 20L 173 MIL Green Package | 20 | 6.5 x 6.4 |

Carrier Tape Drawing and Dimensions

| Package Type | Pocket BTM Length | Pocket BTM Width | Pocket Depth | Index Hole Pitch | Pocket Pitch | Index Hole Diameter | Index Hole to Tape Edge | Index Hole to Pocket Center | Tape Width |
|---------------------------------|-------------------|------------------|--------------|------------------|--------------|---------------------|-------------------------|-----------------------------|------------|
| | A0 | B0 | K0 | P0 | P1 | D0 | E | F | W |
| TSSOP 20L 173 MIL Green Package | 6.8 | 6.9 | 1.6 | 4 | 8 | 1.5 | 1.75 | 7.5 | 16 |





SECTION A-A

Refer to EIA-481 specification

Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 25.74 mm³ (nominal). More information can be found at www.jedec.org.

Recommended Land Pattern



UNIT: um

Datasheet Revision History

| Date | Version | Change |
|------------|---------|---------------------------------|
| 08/15/2019 | 0.10 | New design for SLG46620-AG chip |

Disclaimer

Information in this document is believed to be accurate and reliable. However, Dialog Semiconductor does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. Dialog Semiconductor furthermore takes no responsibility whatsoever for the content in this document if provided by any information source outside of Dialog Semiconductor.

Dialog Semiconductor reserves the right to change without notice the information published in this document, including without limitation the specification and design of the related semiconductor products, software and applications.

Applications, software, and semiconductor products described in this document are for illustrative purposes only. Dialog Semiconductor makes no representation or warranty that such applications, software and semiconductor products will be suitable for the specified use without further testing or modification. Unless otherwise agreed in writing, such testing or modification is the sole responsibility of the customer and Dialog Semiconductor excludes all liability in this respect.

Customer notes that nothing in this document may be construed as a license for customer to use the Dialog Semiconductor products, software and applications referred to in this document. Such license must be separately sought by customer with Dialog Semiconductor.

All use of Dialog Semiconductor products, software and applications referred to in this document are subject to Dialog Semiconductor's [Standard Terms and Conditions of Sale](http://www.dialog-semiconductor.com), available on the company website (www.dialog-semiconductor.com) unless otherwise stated.

Dialog and the Dialog logo are trademarks of Dialog Semiconductor plc or its subsidiaries. All other product or service names are the property of their respective owners.
© 2018 Dialog Semiconductor. All rights reserved.

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request

Contacting Dialog Semiconductor

United Kingdom (Headquarters)

Dialog Semiconductor (UK) LTD
Phone: +44 1793 757700

North America

Dialog Semiconductor Inc.
Phone: +1 408 845 8500

Hong Kong

Dialog Semiconductor Hong Kong
Phone: +852 2607 4271

China (Shenzhen)

Dialog Semiconductor China
Phone: +86 755 2981 3669

Germany

Dialog Semiconductor GmbH
Phone: +49 7021 805-0

Japan

Dialog Semiconductor K. K.
Phone: +81 3 5769 5100

Korea

Dialog Semiconductor Korea
Phone: +82 2 3469 8200

China (Shanghai)

Dialog Semiconductor China
Phone: +86 21 5424 9058

The Netherlands

Dialog Semiconductor B.V.
Phone: +31 73 640 8822

Taiwan

Dialog Semiconductor Taiwan
Phone: +886 281 786 222

Email:

enquiry@diasemi.com

Web site:

www.dialog-semiconductor.com